{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T06:33:28Z","timestamp":1771482808239,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004663","name":"MOST, Taiwan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]},{"name":"CIC"},{"DOI":"10.13039\/501100003848","name":"EOL of ITRI","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003848","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/jssc.2016.2602218","type":"journal-article","created":{"date-parts":[[2016,9,9]],"date-time":"2016-09-09T15:07:34Z","timestamp":1473433654000},"page":"2786-2798","source":"Crossref","is-referenced-by-count":29,"title":["A ReRAM-Based 4T2R Nonvolatile TCAM Using RC-Filtered Stress-Decoupled Scheme for Frequent-OFF Instant-ON Search Engines Used in IoT and Big-Data Processing"],"prefix":"10.1109","volume":"51","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[]},{"given":"Lie-Yue","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Wen-Zhang","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yen-Ning","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Chia-Chen","family":"Kuo","sequence":"additional","affiliation":[]},{"given":"Ching-Hao","family":"Chuang","sequence":"additional","affiliation":[]},{"given":"Keng-Hao","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Hsiang-Jen","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Tien-Fu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shyh-Shyuan","family":"Sheu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"432","article-title":"An 8 MHz 75 \n$\\mu$\nA\/MHz zeroleakage non-volatile logic-based cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD = 0 V with <400 ns wakeup and sleep transitions","author":"bartling","year":"2013","journal-title":"Proc ISSCC"},{"key":"ref11","first-page":"184","article-title":"A 90 nm 20 MHz fully nonvolatile microcontroller for standby-power-critical applications","author":"sakimura","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062969"},{"key":"ref13","first-page":"76c","article-title":"RRAM-based 7T1R nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications","author":"lee","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref14","first-page":"44","article-title":"A 3.14 \n$\\mu$\nm\n$^{2}~$\n4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"Proc VLSI Symp"},{"key":"ref15","first-page":"106c","article-title":"Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine","author":"matsunaga","year":"2013","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref16","first-page":"104c","article-title":"1Mb 0.41 \n$\\mu$\nm2 2T-2R cell nonvolatile TCAM with twobit encoding and clocked self-referenced sensing","author":"li","year":"2013","journal-title":"Proc VLSI Symp"},{"key":"ref17","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","first-page":"210","article-title":"A 4 Mb conductive-bridge resistive memory with 2.3 Gb\/s read-throughput and 216 MB\/s program-throughput","author":"otsuka","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage currentmode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013763"},{"key":"ref3","first-page":"240","article-title":"A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80 Mb ternary CAM","author":"nii","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176866"},{"key":"ref5","first-page":"428","article-title":"Bitline-capacitance-cancelation sensing scheme with 11 ns read latency and maximum read throughput of 2.9 GB\/s in 65 nm embedded flash for automotive","author":"jefremow","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2424972"},{"key":"ref7","first-page":"212","article-title":"40 nm embedded SG-MONOS flash macros for automotive with 160 MHz random access for code and endurance over 10M cycles for data","author":"kono","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523221"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref20","first-page":"432","article-title":"An 8 Mb multi-layered cross-point ReRAM macro with 443 MB\/s write throughput","author":"kawahara","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"332","article-title":"Embedded 1 Mb ReRAM in 28 nm CMOS with 0.27-to-1 V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","author":"chang","year":"2014","journal-title":"Proc ISSCC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2297417"},{"key":"ref23","first-page":"99","article-title":"ReRAM-based 4T2R nonvolatile TCAM with 7x NVM-stress reduction, and 4x improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing","author":"huang","year":"2014","journal-title":"Proc VLSI Symp"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7637051\/07563786.pdf?arnumber=7563786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:06Z","timestamp":1641987786000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7563786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":23,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2602218","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11]]}}}