{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:39:39Z","timestamp":1772642379038,"version":"3.50.1"},"reference-count":7,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2602221","type":"journal-article","created":{"date-parts":[[2016,9,13]],"date-time":"2016-09-13T14:15:43Z","timestamp":1473776143000},"page":"250-260","source":"Crossref","is-referenced-by-count":56,"title":["A 1.2 V 20 nm 307 GB\/s HBM DRAM With At-Speed Wafer-Level IO Test Scheme and Adaptive Refresh Considering Temperature Distribution"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8094-9843","authenticated-orcid":false,"given":"Kyomin","family":"Sohn","sequence":"first","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Won-Joo","family":"Yun","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reum","family":"Oh","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Sung","family":"Oh","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Young","family":"Seo","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Sang","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong-Hak","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Won-Chang","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Hoon","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Je-Min","family":"Ryu","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hye-Seung","family":"Yu","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Hun","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyunui","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Yong","family":"Kang","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong-Cheol","family":"Bae","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyoyoung","family":"Jin","sequence":"additional","affiliation":[{"name":"Samsung Electronics, Hwaseong, South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"320","article-title":"An 1.1 V 68.2 GB\/s 8 Gb wide-IO2 DRAM with non-contact microbump I\/O test scheme","author":"yoon","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"432","article-title":"A 1.2 V 8 Gb 8-channel 128 GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29 nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"1","article-title":"An exact measurement and repair circuit of TSV connections for 128 GB\/s high-bandwidth memory (HBM) stacked DRAM","author":"lee","year":"2014","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref5","year":"2015","journal-title":"High-bandwidth Memory (HBM) DRAM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280778"},{"key":"ref2","first-page":"430","article-title":"A 3.2 Gb\/s\/pin 8 Gb 1.0 V LPDDR4 SDRAM with integrated ECC engine for sub-1 V DRAM core operation","author":"oh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"434","article-title":"A 7 Gb\/s\/pin GDDR5 SDRAM with 2.5 ns bank-to-bank active time and no bank-group restriction","author":"oh","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07565556.pdf?arnumber=7565556","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:58:18Z","timestamp":1755910698000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7565556\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":7,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2602221","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}