{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:25Z","timestamp":1772725585256,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2609386","type":"journal-article","created":{"date-parts":[[2016,10,28]],"date-time":"2016-10-28T18:23:31Z","timestamp":1477679011000},"page":"240-249","source":"Crossref","is-referenced-by-count":69,"title":["A 10 nm FinFET 128 Mb SRAM With Assist Adjustment System for Power, Performance, and Area Optimization"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2752-3138","authenticated-orcid":false,"given":"Taejoong","family":"Song","sequence":"first","affiliation":[]},{"given":"Woojin","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Sunghyun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yongho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Giyong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Hoonki","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sanghoon","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Jonghoon","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Bongjae","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Sungwee","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Hyuntaek","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Yongjae","family":"Choo","sequence":"additional","affiliation":[]},{"given":"Jaeseung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"12.2.1","article-title":"A 25-nm gate-length FinFET transistor module for 32 nm node","author":"chang","year":"2009","journal-title":"IEDM Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424253"},{"key":"ref12","first-page":"28.2.1","article-title":"Competitive and cost effective high- ${k}$ based 28 nm CMOS technology for low power applications","author":"arnaud","year":"2009","journal-title":"IEDM Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424256"},{"key":"ref14","first-page":"1035","article-title":"45 nm SOI CMOS technology with 3X hole mobility enhancement and asymmetric transistor for high performance CPU application","author":"fung","year":"2007","journal-title":"IEDM Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493857"},{"key":"ref16","article-title":"Efficient statistical parameter selection for nonlinear modeling of process\/performance variation","author":"mohammadi","year":"0","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2208675"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242473"},{"key":"ref19","article-title":"Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications","author":"cho","year":"0","journal-title":"2016 IEEE Symp VLSI Technology Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223635"},{"key":"ref4","first-page":"1","article-title":"A 45 nm low power system-on-chip technology with dual gate (logic and I\/O) high- ${k}$ \/metal gate strained silicon transistors","author":"jan","year":"2008","journal-title":"IEDM Dig Tech Papers"},{"key":"ref27","first-page":"1","article-title":"Low VMIN 20 nm embedded SRAM with multi-voltage wordline control based read and write assist techniques","author":"bhargava","year":"2014","journal-title":"VLSI Tech Dig Papers"},{"key":"ref3","first-page":"314","article-title":"A 28 nm 256 kb 6T-SRAM with 280 mV improvement in VMIN using a dual-split-control assist scheme","author":"chang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131562"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/55.735762"},{"key":"ref5","first-page":"34.1.1","article-title":"A low operating power FinFET transistor module featuring scaled gate stack and strain engineering for 32\/28 nm SoC technology","author":"yeh","year":"2010","journal-title":"IEDM Dig Tech Papers"},{"key":"ref8","first-page":"11.6.1","article-title":"Self-heating on bulk FinFET from 14nm down to 7 nm node","author":"jang","year":"2015","journal-title":"IEDM Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2450500"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/JSSC.2015.2498302","article-title":"A 28 nm 2 Mbit 6 T SRAM with highly configurable low-voltage write-ability assist implementation and capacitor-based sense-amplifier input offset compensation","volume":"51","author":"sinangil","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796790"},{"key":"ref1","first-page":"346","article-title":"A 32 nm high- ${k}$ metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation","author":"nho","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"232","article-title":"A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications","author":"song","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","first-page":"238","article-title":"A 16 nm 128 Mb SRAM in high- ${k}$ metal-gate FinFET technology with write-assist circuitry for low-VMIN applications","author":"chen","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","first-page":"309","article-title":"A 0.6 V 1.5 GHz 84 Mb SRAM design in 14 nm FinFET CMOS technology","author":"karl","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in high- ${k}$ metal-gate with assist circuitry for low-leakage and low-VMIN applications","author":"chang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757414"},{"key":"ref26","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high- ${k}$ metal-gate SOI technology with 0.7V operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07725555.pdf?arnumber=7725555","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:10Z","timestamp":1642004410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7725555\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2609386","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}