{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T19:22:25Z","timestamp":1772306545869,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,2,1]],"date-time":"2017-02-01T00:00:00Z","timestamp":1485907200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/jssc.2016.2609849","type":"journal-article","created":{"date-parts":[[2016,10,19]],"date-time":"2016-10-19T18:19:05Z","timestamp":1476901145000},"page":"423-432","source":"Crossref","is-referenced-by-count":89,"title":["A 46 $\\mu \\text{W}$ 13 b 6.4 MS\/s SAR ADC With Background Mismatch and Offset Calibration"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2632-5930","authenticated-orcid":false,"given":"Ming","family":"Ding","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pieter","family":"Harpe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Hong","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Busze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kathleen","family":"Philips","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harmke","family":"de Groot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2436875"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487730"},{"key":"ref13","first-page":"238","article-title":"A \n$820~\\mu $\nW 9b 40 MS\/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","first-page":"472","article-title":"A 7-to-10b 0-to-4 MS\/s flexible SAR ADC with 6.5-to-16 fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","first-page":"1","article-title":"A 5.5 fJ\/conv-step 6.4 MS\/s 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme","author":"ding","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858699"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177006"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref4","first-page":"62c","article-title":"A 12b 70 MS\/s SAR ADC with digital startup calibration in 14 nm CMOS","author":"lee","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref3","first-page":"380","article-title":"A 12b 22.5\/45 MS\/s 3.0 mW 0.059 mm2 CMOS SAR ADC achieving over 90 dB SFDR","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2361774"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217873"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858451"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856291"},{"key":"ref1","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10b 0.5-to-4 MS\/s SAR ADC with ch arge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7845730\/07592889.pdf?arnumber=7592889","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:11:59Z","timestamp":1642003919000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7592889\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2609849","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,2]]}}}