{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T16:22:53Z","timestamp":1783527773086,"version":"3.55.0"},"reference-count":47,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"French National Program Programme d\u2019Investissements d\u2019Avenir, IRT Nanoelec","award":["ANR-10-AIRT-05"],"award-info":[{"award-number":["ANR-10-AIRT-05"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2611497","type":"journal-article","created":{"date-parts":[[2016,10,26]],"date-time":"2016-10-26T18:18:43Z","timestamp":1477505923000},"page":"33-49","source":"Crossref","is-referenced-by-count":27,"title":["A $4 \\times 4 \\times 2$ Homogeneous Scalable 3D Network-on-Chip Circuit With 326 MFlit\/s 0.66 pJ\/b Robust and Fault Tolerant Asynchronous 3D Links"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7413-8243","authenticated-orcid":false,"given":"Pascal","family":"Vivet","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yvain","family":"Thonnart","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Romain","family":"Lemaire","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cristiano","family":"Santos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Bernard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Florian","family":"Darve","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Didier","family":"Lattard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ivan","family":"Miro-Panades","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Denis","family":"Dutoit","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fabien","family":"Clermidy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Cheramy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Abbas","family":"Sheibanyrad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Frederic","family":"Petrot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eric","family":"Flamand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean","family":"Michailos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexandre","family":"Arriordaz","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lee","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Juergen","family":"Schloeffel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.11"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818763"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39762-5_20"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1002\/spe.1150"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2010.5510291"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2424422"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.59"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.29"},{"key":"ref34","first-page":"1","article-title":"Automated synthesis of cell libraries for asynchronous circuits","author":"moreira","year":"2014","journal-title":"Proc Symp Integrated Circuits and Systems Design (SBCCI)"},{"key":"ref10","first-page":"496","article-title":"A 1.2V 12.8GB\/s 2Gb mobile wide-I\/O DRAM with $4\\times 128$ I\/Os using TSV-based stacking","author":"kim","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487803"},{"key":"ref12","first-page":"22c","article-title":"A 0.9 pJ\/bit, 12.8 GByte\/s wideIO memory interface in a 3D-IC NoC-based MPSoC","author":"dutoit","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176969"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176970"},{"key":"ref15","first-page":"2","article-title":"TSV-aware 3D physical design tool needs for faster mainstream acceptance of 3D ICs","author":"lim","year":"2010","journal-title":"Proc Design Autom Conf (DAC)"},{"key":"ref16","year":"0","journal-title":"3D Design Guide"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7618-5","author":"sheibanyrad","year":"2011","journal-title":"3D Integration for NoC-based SoC Architectures"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193837"},{"key":"ref28","first-page":"146","article-title":"A $4\\times 4\\times 2$ homogeneous scalable 3D network-on-chip circuit with 326 MFlit\/s 0.66 pJ\/bit robust and fault tolerant asynchronous 3D links","author":"vivet","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241775"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.21"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1870109.1870114"},{"key":"ref6","first-page":"1","article-title":"Hybrid memory cube","volume":"23","author":"pawlowski","year":"2011","journal-title":"Proc HOT Chip Symp"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.5.2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547738"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PanPacific.2016.7428425"},{"key":"ref7","first-page":"432","article-title":"25.2 A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective microbump I\/O test methods using 29nm process and TSV","author":"lee","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248968"},{"key":"ref9","first-page":"1","article-title":"AMD’s next generation GPU and high bandwidth memory architecture: FURY","author":"macri","year":"2015","journal-title":"Proc HOT Chip Symp"},{"key":"ref1","year":"2015","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152163"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2073724"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152182"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.11"},{"key":"ref47","first-page":"1","article-title":"P\/G TSV planning for IR-drop reduction in 3D-ICs","author":"wang","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044296"},{"key":"ref42","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784676"},{"key":"ref41","year":"0"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref44","year":"2014","journal-title":"7 Key Considerations for Effective Chip-Package Thermal Co-Design a High-Level ‘How to’ Guide"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"ref43","first-page":"56","article-title":"thermal analysis of hot spots in advanced 3d-stacked structures","author":"torregiani","year":"2009","journal-title":"2009 15th International Workshop on Thermal Investigations of ICs and Systems THERMINIC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07707441.pdf?arnumber=7707441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:10Z","timestamp":1642004410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7707441\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":47,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2611497","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}