{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,5]],"date-time":"2025-12-05T12:14:20Z","timestamp":1764936860767,"version":"3.37.3"},"reference-count":51,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001700","name":"Regional Innovation Strategy Support Program of Ministry of Education, Culture, Sports, Science and Technology, Japan","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001700","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100013422","name":"NEC Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100013422","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2616362","type":"journal-article","created":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T18:23:40Z","timestamp":1478283820000},"page":"113-126","source":"Crossref","is-referenced-by-count":23,"title":["An 8K H.265\/HEVC Video Decoder Chip With a New System Pipeline Design"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2500-8466","authenticated-orcid":false,"given":"Dajiang","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Shihao","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Heming","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Jianbin","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Jiayi","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Yijin","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Jinjia","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Shuping","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Shinji","family":"Kimura","sequence":"additional","affiliation":[]},{"given":"Takeshi","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Goto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2469113"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.6937333"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2016.2537217"},{"key":"ref32","first-page":"605","article-title":"A high-throughput HEVC deblocking filter VLSI architecture for 8k \n$\\times4\\text{k}$\n application","author":"cheng","year":"2015","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2015.7391262"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2013.6698026"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2409019"},{"key":"ref36","first-page":"195","article-title":"A 0.2 nJ\/pixel 4K 60 fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications","author":"ju","year":"2014","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284362"},{"key":"ref34","first-page":"305","article-title":"A 446.6K-gates 0.55–1.2V H.265\/HEVC decoder for next generation video applications","author":"tsai","year":"2013","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.10.002"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E98.A.2519"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.2612"},{"journal-title":"Advanced video coding for generic audiovisual services","year":"2005","key":"ref2"},{"journal-title":"High Efficiency Video Coding","year":"2013","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025421"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1186\/1687-6180-2014-108"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2276862"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PCS.2013.6737693"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2468915"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275571"},{"key":"ref25","first-page":"2634","article-title":"41.7BN-pixels\/s reconfigurable intra prediction architecture for HEVC \n$2560\\times 1600 $\n encoder","author":"liu","year":"2013","journal-title":"Proc IEEE Int Conf Acoust Speech Signal Process (ICASSP)"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109550"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Berlin.2014.7034335"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2014.2363748"},{"key":"ref40","first-page":"9","article-title":"A 125 Mpixels\/sec full-HD MPEG-2\/H.264\/VC-1 video decoder for Blu-ray applications","author":"ju","year":"2008","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E98.A.1356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025243"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2384517"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2015.7178141"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2015.7351335"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-014-0422-1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E96.A.1534"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E97.A.2467"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2013.6738377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2223013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2469572"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2014.2350256"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.1811"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2015.2511858"},{"journal-title":"DDR3 SDRAM System-Power Calculator","year":"2011","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025253"},{"key":"ref46","first-page":"224","article-title":"A 2 Gpixel\/s H.264\/AVC HP\/MVC video decoder chip for Super Hi-Vision and 3DTV\/FTV applications","author":"zhou","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref45","first-page":"162","article-title":"A 249 Mpixel\/s HEVC video-decoder chip for quad full HD applications","author":"huang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.2014.7025425"},{"key":"ref47","first-page":"171","article-title":"A 530 Mpixels\/s \n$4096\\times 2160$\n@60 fps H.264\/AVC high profile video decoder chip","author":"zhou","year":"2010","journal-title":"Proc Symp VLSI circuits (VLSI)"},{"key":"ref42","first-page":"330","article-title":"A 59.5 mW scalable\/multi-view video decoder chip for quad\/3D full HDTV and video streaming applications","author":"chuang","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014025"},{"journal-title":"Common Test Conditions and Software Reference Configurations","year":"2012","author":"bossen","key":"ref44"},{"journal-title":"HEVC Test Model (HM) 13 0","year":"0","key":"ref43"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07736091.pdf?arnumber=7736091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:10Z","timestamp":1642004410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7736091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":51,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2616362","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}