{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:13:56Z","timestamp":1762431236864,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/jssc.2016.2626338","type":"journal-article","created":{"date-parts":[[2016,12,9]],"date-time":"2016-12-09T22:06:38Z","timestamp":1481321198000},"page":"21-32","source":"Crossref","is-referenced-by-count":13,"title":["A 0.5\u20139.5-GHz, 1.2- $\\mu \\text{s}$ Lock-Time Fractional-N DPLL With \u00b11.25%UI Period Jitter in 16-nm CMOS for Dynamic Frequency and Core-Count Scaling"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7304-6902","authenticated-orcid":false,"given":"Fazil","family":"Ahmad","sequence":"first","affiliation":[]},{"given":"Greg","family":"Unruh","sequence":"additional","affiliation":[]},{"given":"Amrutha","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"Pin-En","family":"Su","sequence":"additional","affiliation":[]},{"given":"Sherif","family":"Abdalla","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Chambers","sequence":"additional","affiliation":[]},{"given":"Ichiro","family":"Fujimori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2278123"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910966"},{"key":"ref14","first-page":"96","article-title":"A scalable sub-1.2 mW 300 MHz-to-1.5 GHz host-clock PLL for system-on-chip in 32 nm CMOS","author":"lee","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0261-0"},{"journal-title":"Clock Generators for SOC Processors Circuits and Architecture","year":"2005","author":"fahim","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.585289"},{"journal-title":"Data Sheet- Infiniium 90000 Q-Series Oscilloscopes","year":"2013","key":"ref19"},{"key":"ref4","first-page":"478","article-title":"A 1.4 psrms-period-jitter TDCless fractional-N digital PLL with digitally controlled ring oscillator in 65 nm CMOS","author":"grollitsch","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"324","article-title":"A 0.5-to-9.5 GHz \n$1.2~\\mu $\ns-lock-time fractional-N DPLL with ±1.25% UI period jitter in 16 nm CMOS for dynamic frequency and core-count scaling in SoC","author":"ahmad","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"ref5","first-page":"516","article-title":"A modular all-digital PLL architecture enabling both 1-to-2 GHz and 24-to-32 GHz operation in 65 nm CMOS","author":"rylyakov","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"ref7","first-page":"148","article-title":"A low-power RISC microprocessor using dual PLLs in a 0.13 \n$\\mu \\text{m}$\n SOI technology with copper interconnect and low-k BEOL dielectric","author":"geissler","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"ref9","first-page":"90","article-title":"A 7.1 mW 10 GHz all-digital frequency synthesizer with dynamically reconfigurable digital loop filter in 90 nm CMOS","author":"yang","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e88-c.4.509"},{"journal-title":"Estimating Period Jitter from Phase Noise","year":"2007","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409188"},{"key":"ref24","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","author":"august","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"journal-title":"Feedback Control of Dynamic Systems","year":"2002","author":"franklin","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2312412"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7811159\/07779062.pdf?arnumber=7779062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:20:10Z","timestamp":1642004410000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7779062\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2626338","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,1]]}}}