{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:49:39Z","timestamp":1761562179303,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100008500","name":"Broadcom Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100008500","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006602","name":"Air Force Research Laboratory","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency (Darpa)","doi-asserted-by":"publisher","award":["FA8650-15-1-7519"],"award-info":[{"award-number":["FA8650-15-1-7519"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/jssc.2016.2628049","type":"journal-article","created":{"date-parts":[[2016,12,2]],"date-time":"2016-12-02T19:29:01Z","timestamp":1480706941000},"page":"1111-1122","source":"Crossref","is-referenced-by-count":27,"title":["A 16-Gb\/s 14.7-mW Tri-Band Cognitive Serial Link Transmitter With Forwarded Clock to Enable PAM-16\/256-QAM and Channel Response Detection"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5316-619X","authenticated-orcid":false,"given":"Yuan","family":"Du","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Han","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Po-Tsang","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yilei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Heng","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jieqiong","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanghyo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boyu","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunchen","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sheau Jiung","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mau-Chung Frank","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176874"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2483904"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338373"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1109\/JSSC.2015.2504410","article-title":"A $4\\times9$ Gb\/s 1pJ\/b hybrid NRZ\/multi-tone I\/O with crosstalk and ISI reduction for dense interconnects","volume":"51","author":"gharibdoust","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417968"},{"key":"ref15","first-page":"172","article-title":"A 16 Gb\/s 14.7 mW tri-band cognitive serial link transmitter with forwarded clock to enable PAM-16\/256-QAM and channel response detection in 28 nm CMOS","author":"du","year":"2016","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917520"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.3966"},{"journal-title":"RF Microelectronics","year":"1997","author":"razavi","key":"ref18"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/JSSC.2016.2520395","article-title":"A 3.8 mW\/Gbps quad-channel 8.5–13 Gbps serial link with a 5 tap DFE and a 4 tap transmit FFE in 28 nm CMOS","volume":"51","author":"kocaman","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"journal-title":"CMOS Nanoelectronics Analog and RF VLSI Circuits Chapter 9 High-Speed Serial I\/O Design for Channel-Limited and Power-Constrained Systems","year":"2011","author":"palermo","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231317"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231320"},{"key":"ref7","first-page":"348c","article-title":"A 3.8 mW\/Gbps quad-channel 8.5–13 Gbps serial link with a 5-tap DFE and a 4-tap transmit FFE in 28 nm CMOS","author":"ali","year":"2015","journal-title":"Proc Symp VLSI Circuits (VLSI Circuits)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2008.923381"},{"key":"ref9","first-page":"90","article-title":"A simultaneous tri-band on-chip RF-interconnect for future network-on-chip","author":"tam","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref1","first-page":"440","article-title":"A 205 mW 32 Gb\/s 3-tap FFE\/6-tap DFE bidirectional serial link in 22 nm CMOS","author":"jaussi","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2412688"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2550499"},{"key":"ref21","first-page":"236c","article-title":"A 12 Gb\/s 0.92 mW\/Gb\/s forwarded clock receiver based on ILO with 60 MHz jitter tracking bandwidth variation using duty cycle adjuster in 65 nm CMOS","author":"kim","year":"2013","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227604"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2619623"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7888613\/07765148.pdf?arnumber=7765148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:35Z","timestamp":1642003775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7765148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2628049","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}