{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:02:41Z","timestamp":1740132161611,"version":"3.37.3"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/jssc.2016.2628772","type":"journal-article","created":{"date-parts":[[2016,12,28]],"date-time":"2016-12-28T19:06:58Z","timestamp":1482952018000},"page":"634-644","source":"Crossref","is-referenced-by-count":13,"title":["A Low Voltage SRAM Using Resonant Supply Boosting"],"prefix":"10.1109","volume":"52","author":[{"given":"Rajiv V.","family":"Joshi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9259-7304","authenticated-orcid":false,"given":"Matthew M.","family":"Ziegler","sequence":"additional","affiliation":[]},{"given":"Holger","family":"Wetter","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567275"},{"article-title":"Method and system for improving the performance on SOI memory arrays in an SRAM architecture system","year":"2003","author":"hsu","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560336"},{"key":"ref13","first-page":"254","article-title":"A 64 Mb SRAM in 32 nm high-K metal-gate SOI technology with 0.7 V operation enabled by stability, write-ability and read-ability enhancements","author":"pilo","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref15","first-page":"616","article-title":"A 20nm 112Mb SRAM in high- $\\kappa $ metal-gate with assist circuitry for low-leakage and low-V $\\rm _{MIN}$ applications","author":"cheng","year":"2013","journal-title":"Proc ISSCC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356490"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935616"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007147"},{"key":"ref4","first-page":"268","article-title":"14nm FinFET based supply voltage boosting techniques for extreme low Vmin operation","author":"joshi","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2042086"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649107"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/JSSC.2015.2461592","article-title":"A 0.6 V, 1.5 GHz 84 Mb SRAM in 14 nm Fin-FET CMOS technology with capacitive charge-sharing write assist circuitry","volume":"51","author":"karl","year":"2016","journal-title":"IEEE J Solid State Circuits"},{"key":"ref8","first-page":"458","article-title":"A process variation tolerant dual power supply with SRAM with 0.179 mm2 cell in 40 nm CMOS using level programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.705360"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307701"},{"key":"ref1","first-page":"622","article-title":"A 5.6GHz 64kB dual-read data cache for the POWER6 processor","author":"davis","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"234","article-title":"Capacitive-coupling wordline boosting with self-induced VCC collapse for write V $\\rm _{MIN}$ reduction in 22-nm 8T SRAM","author":"kulkarni","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref20","first-page":"266","article-title":"A 0.094 $\\mu $ m2 high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV V $\\rm _{MIN}$ with read and write assist","author":"koo","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7865876\/07801044.pdf?arnumber=7801044","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:56Z","timestamp":1642004396000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7801044\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2628772","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}