{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:02:42Z","timestamp":1740132162516,"version":"3.37.3"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea grant funded by the Korea Government","doi-asserted-by":"publisher","award":["2010-0028680"],"award-info":[{"award-number":["2010-0028680"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/jssc.2016.2636858","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T21:41:19Z","timestamp":1483998079000},"page":"688-703","source":"Crossref","is-referenced-by-count":1,"title":["A 103.125-Gb\/s Reverse Gearbox IC in 40-nm CMOS for Supporting Legacy 10- and 40-GbE Links"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6332-8914","authenticated-orcid":false,"given":"Taehun","family":"Yoon","sequence":"first","affiliation":[]},{"given":"Joon-Yeong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Jinhee","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kwangseok","family":"Han","sequence":"additional","affiliation":[]},{"given":"Jeong-Sup","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sangeun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Taeho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jinho","family":"Han","sequence":"additional","affiliation":[]},{"given":"Hyosup","family":"Won","sequence":"additional","affiliation":[]},{"given":"Jinho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSII.2012.2195059","article-title":"Analysis of a frequency acquisition technique with a stochastic reference clock generator","volume":"59","author":"han","year":"2012","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"article-title":"Clock recovery, receiver, and communication system for multiple channels","year":"2013","author":"yang","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.173100"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884344"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185572"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2296152"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433825"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2007.4395382"},{"year":"2016","key":"ref18"},{"journal-title":"Elastic Buffer Implementations in PCI Express Devices","year":"2003","author":"winkles","key":"ref19"},{"journal-title":"Data Center Design Considerations with 40GbE and 100GbE","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6576344"},{"journal-title":"Multi-link Gearbox Implementation Agreement-IA# OIF-MLG-01 0","year":"2013","key":"ref6"},{"journal-title":"Multi-link Gearbox Implementation Agreement-IA# OIF-MLG-01 0","year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"year":"2010","key":"ref2"},{"journal-title":"Cisco global cloud index Forecast and methodology 2013–2018","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168872"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177032"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168869"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352299"},{"key":"ref23","first-page":"120","article-title":"100Gb\/s Ethernet chipsets in 65nm CMOS technology","author":"jiang","year":"2013","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7865876\/07809013.pdf?arnumber=7809013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:56Z","timestamp":1642004396000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7809013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":24,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2636858","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}