{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:57:46Z","timestamp":1780675066042,"version":"3.54.1"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/jssc.2016.2636859","type":"journal-article","created":{"date-parts":[[2017,1,23]],"date-time":"2017-01-23T19:29:47Z","timestamp":1485199787000},"page":"940-949","source":"Crossref","is-referenced-by-count":107,"title":["A 4-fJ\/b Delay-Hardened Physically Unclonable Function Circuit With Selective Bit Destabilization in 14-nm Trigate CMOS"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3511-3526","authenticated-orcid":false,"given":"Sudhir","family":"Satpathy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mark A.","family":"Anders","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gregory","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vivek K.","family":"De","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757433"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942066"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373466"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346548"},{"key":"ref15","first-page":"527","article-title":"A 128-bit chip identification generating scheme exploiting SRAM bitcells with failure rate of \n$4.45\\times 10^{-19}$","author":"okumura","year":"2011","journal-title":"Proc IEEE ESSCIRC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681809"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239134"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341361"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.19"},{"key":"ref4","first-page":"1","article-title":"15fJ\/b static physically unclonable functions for secure chip identification with <2% native bit instability and \n$140\\times$\n Inter\/Intra PUF Hamming distance separation in 65nm","author":"alvarez","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref27","first-page":"12t","article-title":"A 14 nm SoC platform technology featuring 2nd generation Tri-Gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 \n$\\mu$\nm2 SRAM cells, optimized for low power, high performance and high density SoC products","author":"jan","year":"2015","journal-title":"Symp (VLSI Technol ) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417955"},{"key":"ref6","first-page":"63","article-title":"FPGA Intrinsic PUFs and their Use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2120650"},{"key":"ref8","first-page":"76","article-title":"A chip-ID generating circuit for dependable LSI using random address errors on embedded SRAMand on-chip memory BIST","author":"fujiwara","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243832"},{"key":"ref2","first-page":"1","article-title":"A physically unclonable function with BER <\n$10^{-8}$\n for robust chip authentication using oscillator collapse in 40nm CMOS","author":"yang","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560287"},{"key":"ref1","first-page":"250c","article-title":"A \n$3.07\\mu $\nm2\/bitcell physically unclonable function with 3.5% and 1% bit-instability across 0 to 80&#x00B0;C and 0.6 to 1.2V in a 65nm CMOS","author":"li","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581579"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865541"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513106"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2012.6224314"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2014.6855586"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28628-8_30"},{"key":"ref25","article-title":"An efficient reliable PUF-based cryptographic key generator in 65nm CMOS","author":"bhargava","year":"2014","journal-title":"Proc Conf Design Autom Test Eur (DATE)"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7888613\/07829394.pdf?arnumber=7829394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:35Z","timestamp":1642003775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7829394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2636859","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}