{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T20:04:41Z","timestamp":1776715481635,"version":"3.51.2"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/jssc.2016.2637001","type":"journal-article","created":{"date-parts":[[2017,1,9]],"date-time":"2017-01-09T21:41:19Z","timestamp":1483998079000},"page":"1123-1133","source":"Crossref","is-referenced-by-count":8,"title":["A \u2014244-dB FOM High-Frequency Piezoelectric Resonator-Based Cascaded Fractional-N PLL With Sub-ppb-Order Channel-Adjusting Technique"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4547-5686","authenticated-orcid":false,"given":"Sho","family":"Ikeda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Ito","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akifumi","family":"Kasamatsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yosuke","family":"Ishikawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayoshi","family":"Obara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoki","family":"Noguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Kamisuki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao","family":"Jiyang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinsuke","family":"Hara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dong","family":"Ruibing","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shiro","family":"Dosho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noboru","family":"Ishihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuya","family":"Masu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref32","first-page":"88","article-title":"A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power","author":"tasca","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref31","first-page":"85","article-title":"A high-stability, ultra-low-power quartz differential oscillator circuit for demanding radio applications","author":"ruffieux","year":"2002","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681801"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","article-title":"Jitter analysis and a benchmarking figure-of-merit for phase-locked loops","volume":"56","author":"gao","year":"2009","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005435"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref10","first-page":"192","article-title":"A 6.75-to-8.25 GHz, 250 fsrms-integrated-jitter 3.25 mW rapid on\/off PVT-insensitive fractional-N injection-locked clock multiplier in 65nm CMOS","author":"elkholy","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16 psrms-jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2016.7508267"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref16","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS","author":"park","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"189","article-title":"An inductorless injection-locked PLL with 1\/2- and 1\/4-integral subharmonic locking in 90 nm CMOS","author":"lee","year":"2012","journal-title":"IEEE Radio Frequency Integrated Circuits (RFIC) Symp Dig"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A low-jitter and fractional-resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref19","first-page":"1","article-title":"A sub- $100~\\mu $ W 2 GHz differential colpitts CMOS\/FBAR VCO","author":"shi","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref28","first-page":"208","article-title":"A $3.2\\times 1.5\\times 0.8$ mm3 240 nA 1.25-to-5.5 V 32 kHz-DTCXO RTC module with an overall accuracy of ±1 ppm and an all-digital 0.1 ppm compensation-resolution scheme at 1 Hz","author":"ruffieux","year":"0","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2442998"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2360377"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008936"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417806"},{"key":"ref5","first-page":"253","article-title":"A ring-VCO-based sub-sampling PLL CMOS circuit with ?119 dBc\/Hz phase noise and 0.73 ps jitter","author":"sogo","year":"2012","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746232"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2546304"},{"key":"ref9","first-page":"414","article-title":"A divider-less sub-harmonically injection-locked PLL with self-adjusted injection timing","author":"lee","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref20","first-page":"454","article-title":"A ±3 ppm 1.1 mW FBAR frequency reference with 750 MHz output and 750 mV supply","author":"sankaragomathi","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/TUFFC.1382","article-title":"1.05-GHz CMOS oscillator based on lateral-field-excited piezoelectric AlN contour-mode MEMS resonators","volume":"57","author":"zuo","year":"2010","journal-title":"IEEE Trans Ultrason Ferroelect Freq Control"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757475"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TUFFC.2010.1447"},{"key":"ref23","first-page":"1","article-title":"1.5-GHz CMOS voltagecontrolled oscillator based on thickness-field-excited piezoelectric AlN contour-mode MEMS resonators","author":"zuo","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573548"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007447"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7888613\/07809078.pdf?arnumber=7809078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:37Z","timestamp":1642003777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7809078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":37,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2637001","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}