{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:51:57Z","timestamp":1767084717710,"version":"3.37.3"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/jssc.2016.2641955","type":"journal-article","created":{"date-parts":[[2017,1,17]],"date-time":"2017-01-17T03:08:35Z","timestamp":1484622515000},"page":"933-939","source":"Crossref","is-referenced-by-count":9,"title":["A 0.9-\u03bcm\u00b2 1T1R Bit Cell in 14-nm High-Density Metal Fuse Technology for High-Volume Manufacturing and In-Field Programming"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2844-459X","authenticated-orcid":false,"given":"Zhanping","family":"Chen","sequence":"first","affiliation":[]},{"given":"Sarvesh H.","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"Vincent E.","family":"Dorgan","sequence":"additional","affiliation":[]},{"given":"Salil Manohar","family":"Rajarshi","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"247","article-title":"A 45 nm logic technology with high-k + metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging","author":"mistry","year":"2007","journal-title":"Proc IEDM"},{"key":"ref3","first-page":"30","article-title":"A $1.25\\mu \\text{m}^{2}$ cell 32Kb electrical fuse memory in 32nm CMOS with 700mV Vddmin and parallel\/serial interface","author":"chung","year":"2009","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042253"},{"key":"ref6","first-page":"174c","article-title":"Low-voltage metal-fuse technology featuring a 1.6V-programmable 1T1R bit cell with an integrated 1V charge pump in 22nm tri-gate process","author":"kulkarni","year":"2015","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1998.708195"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040115"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1003","DOI":"10.1109\/JSSC.2015.2507786","article-title":"A high-density metal-fuse technology featuring a 1.6 V programmable low-voltage bit cell with integrated 1 V charge pumps in 22 nm tri-gate CMOS","volume":"51","author":"kulkarni","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref7","first-page":"941","article-title":"A 32nm logic technology featuring 2nd-generation high-k + metal-gate transistors, enhanced channel strain and $0.171\\mu \\text{m}^{2}$ SRAM cell size in a 291Mb array","author":"natarajan","year":"2008","journal-title":"Proc IEDM"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523229"},{"key":"ref9","first-page":"3.1.1","article-title":"A 22nm SoC platform technology featuring 3-D tri-gate and high-k\/metal gate, optimized for ultra low power, high performance and high density SoC applications","author":"jan","year":"2012","journal-title":"Proc IEDM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650515"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7888613\/07817812.pdf?arnumber=7817812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:09:36Z","timestamp":1642003776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7817812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":12,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2641955","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,4]]}}}