{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:21:06Z","timestamp":1764332466227,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIP)","doi-asserted-by":"publisher","award":["2010-0028680"],"award-info":[{"award-number":["2010-0028680"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/jssc.2016.2646803","type":"journal-article","created":{"date-parts":[[2017,1,20]],"date-time":"2017-01-20T20:58:18Z","timestamp":1484945898000},"page":"856-866","source":"Crossref","is-referenced-by-count":18,"title":["A DC-to-12.5 Gb\/s 9.76 mW\/Gb\/s All-Rate CDR With a Single <italic>LC<\/italic> VCO in 90 nm CMOS"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7373-7028","authenticated-orcid":false,"given":"Jong-Hyeok","family":"Yoon","sequence":"first","affiliation":[]},{"given":"Soon-Won","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Hyeon-Min","family":"Bae","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"2825","DOI":"10.1109\/TCSI.2012.2206460","article-title":"Application of Kalman gain for minimum mean-squared phase-error bound in bang-bang CDRs","volume":"59","author":"lee","year":"2012","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/JSSC.2007.914290"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/TCSI.2005.862071"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/JSSC.2008.917522"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/JSSC.2010.2082272"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/JSSC.2003.810045"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/JSSC.2012.2191318"},{"key":"ref16","first-page":"184","article-title":"A 650Mb\/s-to-8Gb\/s referenceless CDR circuit with automatic acquisition of data rate","author":"lee","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/JSSC.2006.874328"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/JSSC.2005.856577"},{"key":"ref19","first-page":"1","article-title":"A 6.5Mb\/s to 11.3Gb\/s continuous-rate clock and data recovery","author":"kenney","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/TCSII.2012.2195059","article-title":"Analysis of a frequency acquisition technique with a stochastic reference clock generator","volume":"59","author":"han","year":"2012","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2014.2369494"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1109\/TCSI.2015.2495725"},{"key":"ref3","first-page":"152","article-title":"An 8.2-to-10.3Gb\/s full-rate linear reference-less CDR without frequency detector in $0.18\\mu $ m CMOS","author":"huang","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"year":"2010","journal-title":"BCM56640 Product Brief","key":"ref6"},{"key":"ref29","first-page":"2310","article-title":"A $4\\times 10$ -Gb\/s referenceless-and-masterless phase rotator-based parallel transceiver in 90-nm CMOS","volume":"24","author":"lee","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref5","first-page":"40","article-title":"A 780 mW $4\\times 28$ Gb\/s transceiver for 100 GbE gearbox PHY in 40 nm CMOS","author":"singh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/JSSC.2011.2168872"},{"year":"2016","journal-title":"IN112510-LD\/LS Product Brief","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JSSC.2013.2259033"},{"key":"ref9","first-page":"150","article-title":"A 4-to-10.5Gb\/s 2.2mW\/Gb\/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS","author":"shu","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/JSSC.2006.884344"},{"key":"ref20","first-page":"1","article-title":"A 16-to-40Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14nm CMOS","author":"kim","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/JSSC.2011.2168871"},{"key":"ref21","first-page":"1","article-title":"A 28Gb\/s multi-standard serial-link transceiver for backplane applications in 28nm CMOS","author":"zhang","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref24","first-page":"1","article-title":"Multi-standard 185 fs $_{\\mathrm{ rms}}~0.3$ -to-28Gb\/s 40dB backplane signal conditioner with adaptive pattern-match 36-tap DFE and data-rate-adjustment PLL in 28nm CMOS","author":"kawamoto","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref23","first-page":"1","article-title":"Wideband flexible-reach techniques for a 0.5–16.3Gb\/s fully-adaptive transceiver in 20nm CMOS","author":"savoj","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/CICC.2015.7338486"},{"key":"ref25","first-page":"1","article-title":"A 0.5-to-32.75Gb\/s flexible-reach wireline transceiver in 20nm CMOS","author":"upadhyaya","year":"2015","journal-title":"ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7865876\/07828055.pdf?arnumber=7828055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:19:56Z","timestamp":1642004396000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7828055\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":30,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2016.2646803","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}