{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T09:53:13Z","timestamp":1769766793766,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001381","name":"National Research Foundation of Singapore","doi-asserted-by":"publisher","award":["NRF-CRP8-2011-01"],"award-info":[{"award-number":["NRF-CRP8-2011-01"]}],"id":[{"id":"10.13039\/501100001381","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/jssc.2017.2650407","type":"journal-article","created":{"date-parts":[[2017,1,31]],"date-time":"2017-01-31T19:49:50Z","timestamp":1485892190000},"page":"867-880","source":"Crossref","is-referenced-by-count":39,"title":["A 370-pJ\/b Multichannel BFSK\/QPSK Transmitter Using Injection-Locked Fractional-N Synthesizer for Wireless Biotelemetry Devices"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5862-8624","authenticated-orcid":false,"given":"Kok-Hin","family":"Teng","sequence":"first","affiliation":[]},{"given":"Chun-Huat","family":"Heng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","volume":"6","author":"couch","year":"1997","journal-title":"Digital and Analog Communication Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917405"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"760","DOI":"10.1109\/TVLSI.2011.2111424","article-title":"All-digital wide range precharge logic 50% duty cycle corrector","volume":"20","author":"gu","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref13","author":"schreier","year":"1997","journal-title":"Delta-Sigma Data Converters Theory Design and Simulation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2407753"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857359"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2022994"},{"key":"ref18","first-page":"258","article-title":"A 1 V 433\/868 MHz 25 kb\/s-FSK 2 kb\/s-OOK RF transceiver SoC in standard digital $0.18~\\mu$ m CMOS","author":"peiris","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274893"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008912"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2118030"},{"key":"ref6","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65nm CMOS","author":"park","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"450","article-title":"A 110pJ\/b multichannel FSK\/GMSK\/QPSK\/p\/4-DQPSK transmitter with phase-interpolated dual-injection DLL-based synthesizer employing hybrid FIR","author":"cheng","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2354650"},{"key":"ref7","article-title":"A 1.8-Ghz CMOS fractional-N frequency synthesizer with randomized multiphase VCO","author":"heng","year":"2003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109450"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014728"},{"key":"ref9","first-page":"1","article-title":"A 400-MHz wireless neural signal processing IC with $625\\times$ on-chip data reduction and reconfigurable BFSK\/QPSK transmitter based on sequential injection locking","author":"teng","year":"2015","journal-title":"Proc ASSCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231336"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757386"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7865876\/07837686.pdf?arnumber=7837686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:27:11Z","timestamp":1642004831000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7837686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":21,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2650407","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,3]]}}}