{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:02:44Z","timestamp":1740132164957,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2017,5,1]],"date-time":"2017-05-01T00:00:00Z","timestamp":1493596800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1109\/jssc.2017.2661982","type":"journal-article","created":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T19:19:08Z","timestamp":1488395948000},"page":"1435-1442","source":"Crossref","is-referenced-by-count":2,"title":["A 58-nm 2-Gb MLC \u201cB4-Flash\u201d Memory with Flexible Multisector Architecture"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2905-825X","authenticated-orcid":false,"given":"Taku","family":"Ogura","sequence":"first","affiliation":[]},{"given":"Yasushi","family":"Kasa","sequence":"additional","affiliation":[]},{"given":"Kazuhide","family":"Kurosaki","sequence":"additional","affiliation":[]},{"given":"Mitsuhiro","family":"Tomoeda","sequence":"additional","affiliation":[]},{"given":"Hisakazu","family":"Otoi","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"Masafumi","family":"Katsumata","sequence":"additional","affiliation":[]},{"given":"Natsuo","family":"Ajika","sequence":"additional","affiliation":[]},{"given":"Kazuo","family":"Kobayashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"52","article-title":"A 3.3 V 4 Gb four-level NAND flash memory with 90 nm CMOS technology","author":"lee","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535462"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.881212"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234304"},{"key":"ref14","first-page":"54","article-title":"A 90 nm 512 Mb 166 MHz multilevel cell flash memory with 1.5 MByte\/s programming","author":"taub","year":"2005","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.916028"},{"key":"ref16","first-page":"424","article-title":"A 45 nm self-aligned-contact process 1 Gb NOR flash with 5 MB\/s program speed","author":"javanifard","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"210","article-title":"A 130.7 mm2 2-layer 32 Gb ReRAM memory device in 24 nm technology","author":"liu","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/JSSC.2015.2467186","article-title":"A 28 nm embedded split-gate MONOS (SG-MONOS) flash macro for automotive achieving 6.4 GB\/s read throughput by 200 MHz no-wait read operation and 2.0 MB\/s write throughput at Tj of 170 °C","volume":"51","author":"taito","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","first-page":"138","article-title":"A 128 Gb 2 b\/cell NAND flash memory in 14 nm technology with ${\\mathrm{ t}}_{\\mathrm{ PROG}}=640~\\mu $ s and 800 MB\/s I\/O rate","author":"lee","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1 GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"53","article-title":"A 90 nm floating gate ‘B4-flash’ memory technology: Breakthrough of the gate length limitation on NOR flash memory","author":"ogura","year":"2009","journal-title":"IMW Dig Tech Papers"},{"key":"ref7","first-page":"15","article-title":"A 60 nm NOR flash memory cell technology utilizing back bias assisted band-to-band tunneling induced hot-electron injection (B4-flash)","author":"shukuri","year":"2006","journal-title":"IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref2","first-page":"136","article-title":"A 3.3 ns-access-time 71.2 $\\mu $ W\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref9","first-page":"198","article-title":"A fast rewritable 90 nm 512 Mb NOR ‘B4-flash’ memory with 8F2 cell size","author":"ogura","year":"2011","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7907348\/07867054.pdf?arnumber=7867054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:14:03Z","timestamp":1642004043000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7867054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5]]},"references-count":16,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2661982","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,5]]}}}