{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,4]],"date-time":"2026-02-04T16:36:10Z","timestamp":1770222970002,"version":"3.49.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,6,1]],"date-time":"2017-06-01T00:00:00Z","timestamp":1496275200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/jssc.2017.2682839","type":"journal-article","created":{"date-parts":[[2017,4,7]],"date-time":"2017-04-07T18:31:34Z","timestamp":1491589894000},"page":"1551-1562","source":"Crossref","is-referenced-by-count":41,"title":["A 1.2-GS\/s 8-bit Two-Step SAR ADC in 65-nm CMOS With Passive Residue Transfer"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2368-3775","authenticated-orcid":false,"given":"Hai","family":"Huang","sequence":"first","affiliation":[]},{"given":"Ling","family":"Du","sequence":"additional","affiliation":[]},{"given":"Yun","family":"Chiu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"270","article-title":"A 24.7 mW 45 MHz-BW 75.3 dB-SNDR SAR-assisted CT \n$\\Delta \\Sigma $\n modulator with 2nd-order noise coupling in 65nm CMOS","author":"wu","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"1","article-title":"A hybrid SAR-VCO \n$\\Delta \\Sigma $\n ADC with first-order noise shaping","author":"sanyal","year":"2014","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/101.261888"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2012.2192190"},{"key":"ref14","article-title":"Calibration techniques for time-interleaved SAR A\/D converters","author":"stepanovic","year":"2012"},{"key":"ref15","first-page":"176","article-title":"A 1.2 V 10 b 20 MSample\/s non-binary successive approximation ADC in \n$0.13~\\mu $\nm CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163556"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332264"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref3","first-page":"542","article-title":"A 32 mW 1.25 GS\/s 6 b 2 b\/step SAR ADC in \n$0.13~\\mu $\nm CMOS","author":"cao","year":"2008","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2384025"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108133"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387462"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048139"},{"key":"ref9","first-page":"26","article-title":"A 12-bit 210-MS\/s 5.3-mW pipelined-SAR ADC with a passive residue transfer technique","author":"lin","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314448"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref21","first-page":"1","article-title":"90 dB-SFDR 14 b 500 MS\/S BiCMOS switched-current pipelined ADC","author":"el-chammas","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387191"},{"key":"ref23","first-page":"264","article-title":"A 1-V, 8 b, 40 MS\/s, 113 \n$\\mu$\nW charge-recycling SAR ADC with a 14 \n$\\mu$\nW asynchronous controller","author":"tsai","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"ref25","first-page":"86","article-title":"A 3.8 mW 8 b 1 GS\/s 2 b\/cycle interleaving SAR ADC with compact DAC structure","author":"chan","year":"2012","journal-title":"Symp VLSI Circuits Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7933283\/07894168.pdf?arnumber=7894168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:20Z","timestamp":1642004120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7894168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":26,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2682839","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,6]]}}}