{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:50:30Z","timestamp":1774720230283,"version":"3.50.1"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"name":"RF Department of HiSilicon, Shanghai"},{"name":"European Research Council under Consolidator TDRFSP","award":["307624"],"award-info":[{"award-number":["307624"]}]},{"DOI":"10.13039\/501100001602","name":"Science Foundation Ireland","doi-asserted-by":"publisher","award":["14\/RP\/I292"],"award-info":[{"award-number":["14\/RP\/I292"]}],"id":[{"id":"10.13039\/501100001602","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004543","name":"China Scholarship Council","doi-asserted-by":"publisher","award":["201406280031"],"award-info":[{"award-number":["201406280031"]}],"id":[{"id":"10.13039\/501100004543","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/jssc.2017.2682841","type":"journal-article","created":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T18:22:45Z","timestamp":1493749365000},"page":"1885-1903","source":"Crossref","is-referenced-by-count":78,"title":["A 3.5\u20136.8-GHz Wide-Bandwidth DTC-Assisted Fractional-N All-Digital PLL With a MASH $\\Delta \\Sigma $ -TDC for Low In-Band Phase Noise"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2459-2605","authenticated-orcid":false,"given":"Ying","family":"Wu","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7997-0880","authenticated-orcid":false,"given":"Mina","family":"Shahmohammadi","sequence":"additional","affiliation":[]},{"given":"Yue","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ping","family":"Lu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9848-1129","authenticated-orcid":false,"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582854"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2546304"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451915"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2190185"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2169729"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2006.307475"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163981"},{"key":"ref36","first-page":"88","article-title":"A 2.9-to-4.0 GHz fractional-N digital PLL with bang-bang phase detector and 560 fsrms integrated jitter at 4.5 mW power","author":"tasca","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185190"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063029"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/82.618037"},{"key":"ref27","first-page":"95","article-title":"A 103 fs\n$_{\\mathrm{ rms}}~1.32$\n mW 50 MS\/s 1.25 MHz bandwidth two-step flash-\n$\\Delta \\Sigma $\n time-to-digital converter for ADPLL","author":"wu","year":"2015","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref29","first-page":"240","article-title":"A 0.004 mm2 250 \n$\\mu $\nW \n$\\Delta \\Sigma $\n TDC with timedifference accumulator and a 0.012 mm2 2.5 mW bang-bang digital PLL using PRNG for low-power SoC applications","author":"hong","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref1","first-page":"272","article-title":"All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13 \n$\\mu $\nm CMOS","author":"staszewski","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259031"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2143030"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref24","first-page":"464","article-title":"A 13 b 315 fsrms 2 mW 500 MS\/s 1 MHz bandwidth highly digital time-to-digital converter using switched ring oscillators","author":"elshazly","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"ref26","first-page":"480","article-title":"A 1.7 mW 11 b 1–1–1 MASH \n$\\Delta \\Sigma $\n time-to-digital converter","author":"cao","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191676"},{"key":"ref50","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16 psrms-jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417964"},{"key":"ref54","first-page":"1","article-title":"A 0.5 ps 1.4 mW 50 MS\/s Nyquist bandwidth time amplifier based two-step flash-\n$\\Delta \\Sigma $\n time-to-digital converter","author":"wu","year":"2016","journal-title":"Proc 2nd Int Conf Event-Based Control Commun Signal Process (EBCCSP)"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2013.6662211"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2551738"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2144030"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2359670"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2012.6463539"},{"key":"ref15","first-page":"172","article-title":"An 860 \n$\\mu $\nW 2.1-to-2.7 GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications","author":"chillara","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"209","article-title":"A 3.5–6.8 GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH \n$\\Delta \\Sigma $\n TDC for low in-band phase noise","author":"wu","year":"2016","journal-title":"Proc 42nd Eur Solid-State Circuits Conf (ESSCIRC Conf )"},{"key":"ref17","first-page":"360","article-title":"A 1.7 GHz MDLL-based fractional-N frequency synthesizer with 1.4 ps RMS integrated jitter and 3 mW power using a 1 b TDC","author":"marucci","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028753"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820858"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.643663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914283"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908763"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016701"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2424984"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227609"},{"key":"ref46","first-page":"192","article-title":"A 6.75-to-8.25 GHz, 250 fsrms-integrated-jitter 3.25 mW rapid on\/off PVT-insensitive fractional-N injection-locked clock multiplier in 65 nm CMOS","author":"elkholy","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2539344"},{"key":"ref48","first-page":"1","article-title":"A 0.048 mm\n$^{2}~3$\n mW synthesizable fractional-N PLL with a soft injection-locking technique","author":"deng","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"ref41","first-page":"110","article-title":"A low spur fractional-N digital PLL for 802.11 a\/b\/g\/n\/ac with 0.19 psrms jitter","author":"yao","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref44","first-page":"1","article-title":"A 28 nm CMOS digital fractional-N PLL with ?245.5 dB FOM and a frequency tripler for 802.11abgn\/ac radio","author":"gao","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7956372\/07915668.pdf?arnumber=7915668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T03:00:06Z","timestamp":1633921206000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7915668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":54,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2682841","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}