{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:29:07Z","timestamp":1767338947908,"version":"3.37.3"},"reference-count":43,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,7,1]],"date-time":"2017-07-01T00:00:00Z","timestamp":1498867200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA PERFECT","doi-asserted-by":"publisher","award":["HR0011-12-2-0016"],"award-info":[{"award-number":["HR0011-12-2-0016"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000082","name":"GRC","doi-asserted-by":"publisher","award":["SRC\/TxACE 1836.136"],"award-info":[{"award-number":["SRC\/TxACE 1836.136"]}],"id":[{"id":"10.13039\/100000082","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"Intel ARO","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004311","name":"AMD","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004311","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007065","name":"NVDIA through the NVIDIA Fellowship","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007065","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF GRFP","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/jssc.2017.2690859","type":"journal-article","created":{"date-parts":[[2017,5,2]],"date-time":"2017-05-02T18:22:45Z","timestamp":1493749365000},"page":"1863-1875","source":"Crossref","is-referenced-by-count":39,"title":["A RISC-V Processor SoC With Integrated Power Management at Submicrosecond Timescales in 28 nm FD-SOI"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8117-1412","authenticated-orcid":false,"given":"Ben","family":"Keller","sequence":"first","affiliation":[]},{"given":"Martin","family":"Cochet","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9997-3141","authenticated-orcid":false,"given":"Brian","family":"Zimmer","sequence":"additional","affiliation":[]},{"given":"Jaehwa","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Alberto","family":"Puggelli","sequence":"additional","affiliation":[]},{"given":"Yunsup","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Milovan","family":"Blagojevic","sequence":"additional","affiliation":[]},{"given":"Stevo","family":"Bailey","sequence":"additional","affiliation":[]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Palmer","family":"Dabbelt","sequence":"additional","affiliation":[]},{"given":"Colin","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859886"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337785"},{"article-title":"Z-scale: Tiny 32-bit RISC-V systems","year":"0","author":"lee","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858424"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859902"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1289927.1289945"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2159054"},{"key":"ref36","first-page":"424","article-title":"Ultra-wide body-bias range LDPC decoder in 28 nm UTBB FDSOI technology","author":"flatresse","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref35","first-page":"98","article-title":"Joint impact of random variations and RTN on dynamic writeability in 28 nm bulk and FDSOI SRAM","author":"zimmer","year":"2014","journal-title":"Proc IEEE Eur Solid-State Device Res Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC-DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/92.645069"},{"key":"ref11","first-page":"112","article-title":"Haswell: A Family of IA 22 nm processors","author":"kurd","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref12","first-page":"1","article-title":"Power management architecture of the 2nd generation Intel core microarchitecture, formerly codenamed Sandy Bridge","author":"naveh","year":"2011","journal-title":"Proc HOT Chip Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref14","first-page":"1","article-title":"On the use of microarchitecture-driven dynamic voltage scaling","author":"marculescu","year":"2000","journal-title":"Proc Workshop Complexity-Effective Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844295"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077637"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014206"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2013.6604491"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.52"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582860"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669135"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEEESTD.2008.5976968"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"ref6","first-page":"167","article-title":"A 500 MHz, 68% efficient, fully on-die digitally controlled buck voltage regulator on 22 nm tri-gate CMOS","author":"krishnamurthy","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063931"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2010.5562407"},{"key":"ref8","first-page":"154","article-title":"Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled hybrid LDO\/switched-capacitor VR with fast droop mitigation","author":"kim","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref7","first-page":"150","article-title":"8.4 A 0.33 V\/-40 ° C process\/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28 nm back-gate biasing","author":"clerc","year":"2015","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"ref9","first-page":"320","article-title":"Fully integrated DC-DC converter and a 0.4 V 32-bit CPU with timing-error prevention supplied from a prototype 1.55V Li-ion battery","author":"turnquist","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref1","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE 14th Int Symp High Perform Comput Archit"},{"journal-title":"The RISC-V ISA","year":"2016","key":"ref20"},{"key":"ref22","first-page":"61","article-title":"A fast, flexible, positive and negative adaptive body-bias generator in 28 nm FDSOI","author":"blagojevi?","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref21","first-page":"269","article-title":"Sub-microsecond adaptive voltage scaling in a 28 nm FD-SOI processor SoC","author":"keller","year":"2016","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062932"},{"article-title":"The rocket chip generator","year":"2016","author":"asanovi?","key":"ref24"},{"key":"ref41","first-page":"98","article-title":"Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor","author":"toprak-deniz","year":"2014","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref23","first-page":"125","article-title":"On-chip supply power measurement and waveform reconstruction in a 28 nm FD-SOI processor SoC","author":"cochet","year":"2016","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"article-title":"Decoupled vector-fetch architecture with a scalarizing compiler","year":"2016","author":"lee","key":"ref26"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2218067"},{"key":"ref25","first-page":"199","article-title":"A 45 nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators","author":"lee","year":"2014","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/4\/7956372\/7915682-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7956372\/07915682.pdf?arnumber=7915682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:52Z","timestamp":1649444152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7915682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":43,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2690859","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,7]]}}}