{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T19:27:05Z","timestamp":1775071625279,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"donation","award":["FD105012"],"award-info":[{"award-number":["FD105012"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/jssc.2017.2693228","type":"journal-article","created":{"date-parts":[[2017,4,27]],"date-time":"2017-04-27T18:16:09Z","timestamp":1493316969000},"page":"2208-2214","source":"Crossref","is-referenced-by-count":29,"title":["A Voltage Multiplier With Adaptive Threshold Voltage Compensation"],"prefix":"10.1109","volume":"52","author":[{"given":"Ye-Sing","family":"Luo","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3765-2948","authenticated-orcid":false,"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157010"},{"key":"ref3","article-title":"Voltage multiplier employing clock gated transistor chain","author":"dickson","year":"1980"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2554778"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.920318"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872741"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2305074"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456511"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2337211"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858620"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.886523"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356459"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/4\/7987836\/7913645-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7987836\/07913645.pdf?arnumber=7913645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:52Z","timestamp":1649444152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7913645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":12,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2693228","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}