{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:33:49Z","timestamp":1781886829939,"version":"3.54.5"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/jssc.2017.2697410","type":"journal-article","created":{"date-parts":[[2017,6,27]],"date-time":"2017-06-27T18:21:54Z","timestamp":1498587714000},"page":"2026-2037","source":"Crossref","is-referenced-by-count":33,"title":["Current-Mode Full-Duplex Transceiver for Lossy On-Chip Global Interconnects"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4363-7303","authenticated-orcid":false,"given":"Nijwm","family":"Wary","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pradip","family":"Mandal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.878112"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1016\/j.mejo.2011.04.007","article-title":"Current-mode full-duplex (CMFD) signaling for high-speed chip-to-chip interconnect","volume":"42","author":"rao","year":"2011","journal-title":"Microelectron J"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912547"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818569"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857351"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0351"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027634"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560205"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341301"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870922"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161394"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2255070"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897165"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891719"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2015.7274001"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2047458"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835837"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910807"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185835"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2336213"},{"key":"ref2","first-page":"257","article-title":"A 20Gb\/s 136fJ\/b 12.5Gb\/s\/ $\\mu$ m on-chip link in 28nm CMOS","author":"nazari","year":"2013","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020859"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2381637"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810060"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2086930"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2387615"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840859"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917547"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2011.08.001"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596773"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7987836\/07959541.pdf?arnumber=7959541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:13Z","timestamp":1642003393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7959541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":33,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2697410","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}