{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T16:18:42Z","timestamp":1764433122679,"version":"3.37.3"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2017,8,1]],"date-time":"2017-08-01T00:00:00Z","timestamp":1501545600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1109\/jssc.2017.2700788","type":"journal-article","created":{"date-parts":[[2017,6,28]],"date-time":"2017-06-28T18:10:19Z","timestamp":1498673419000},"page":"2194-2207","source":"Crossref","is-referenced-by-count":45,"title":["A ReRAM-Based Nonvolatile Flip-Flop With Self-Write-Termination Scheme for Frequent-OFF Fast-Wake-Up Nonvolatile Processors"],"prefix":"10.1109","volume":"52","author":[{"given":"Albert","family":"Lee","sequence":"first","affiliation":[]},{"given":"Chieh-Pu","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Chien-Chen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Kuo-Hsiang","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Zhibo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Fang","family":"Su","sequence":"additional","affiliation":[]},{"given":"Zhe","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Qi","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Ya-Chin","family":"King","sequence":"additional","affiliation":[]},{"given":"Chrong-Jung","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Hochul","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Pedram","family":"Khalili Amiri","sequence":"additional","affiliation":[]},{"given":"Kang-Lung","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2014.2316544"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346732"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2281991"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150271"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259713"},{"key":"ref36","first-page":"84","article-title":"A 65nm ReRAM-enabled nonvolatile processor with 6 $\\times$ reduction in restore time and 4 $\\times$ higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"2016","journal-title":"Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"256","article-title":"Negative-resistance read and write schemes for STT-MRAM in $0.13~\\mu $ m CMOS","author":"halupka","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref34","first-page":"460","article-title":"Evidence and solution of over-RESET problem for HfOX based resistive memory with sub-ns switching speed and high endurance","author":"lee","year":"2010","journal-title":"IEDM Tech Dig Papers"},{"key":"ref10","first-page":"136","article-title":"A 256 b-wordlength ReRAM-based TCAM with 1ns search-time and 14 $\\times$ improvement in wordlength-energy efficiency-density product using 2.5T1R cell","author":"lin","year":"2016","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref11","first-page":"80","article-title":"Fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediate-power-up field programmable gate array","author":"suzuki","year":"2009","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref12","first-page":"44","article-title":"A $3.14~\\mu $ m 2 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref13","first-page":"99","article-title":"ReRAM-based 4T2R nonvolatile TCAM with 7 $\\times$ NVMStress reduction, and 4 $\\times$ improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing","author":"huang","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280761"},{"key":"ref15","first-page":"76c","article-title":"RRAM-based 7T1R nonvolatile SRAM with 2 $\\times$ reduction in store energy and 94 $\\times$ reduction in restore energy for frequent-off instant-on applications","author":"lee","year":"2015","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346730"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419229"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.962293"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409762"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2495253"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1095"},{"key":"ref27","first-page":"42","article-title":"A $0.13~\\mu $ m 8Mb logic based CuxSiyO resistive memory with self-adaptive yield enhancement and operation power reduction","author":"xue","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232858"},{"key":"ref6","first-page":"192","article-title":"A 3.4pJ FeRAM-enabled D flip-flop in 0.13 $\\mu$ m CMOS for nonvolatile processing in digital systems","author":"qazi","year":"2013","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2448731"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2016.7476193"},{"key":"ref8","first-page":"184","article-title":"A 90 nm 20 MHz fully nonvolatile microcontroller for standby-power-critical applications","author":"sakimura","year":"2014","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"432","article-title":"An 8MHz 75 $\\mu$ A\/MHz zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at VDD=0V with <400ns wakeup and sleep transitions","author":"bartling","year":"2013","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2440738"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560286"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2247691"},{"key":"ref20","first-page":"132","article-title":"4Mb STT-MRAM-based cache with memoryaccess-aware power optimization and write-verify-write\/read-modifywrite scheme","author":"noguchi","year":"2016","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"654","DOI":"10.1109\/TVLSI.2014.2321571","article-title":"Low overhead software wear leveling for hybrid PCM + DRAM main memory on embedded systems","volume":"23","author":"hu","year":"2015","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref24","first-page":"1","article-title":"High density and ultra small cell size of contact ReRAM (CR-RAM) in 90 nm CMOS logic technology and circuits","author":"tseng","year":"2009","journal-title":"IEDM Tech Dig Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref26","first-page":"332","article-title":"Embedded 1 Mb ReRAM in 28 nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme","author":"chang","year":"2014","journal-title":"Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref25","first-page":"260","article-title":"A 0.13 $\\mu$ m 64Mb multi-layered conductive metaloxide memory","author":"chevallier","year":"2010","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/7987836\/07961232.pdf?arnumber=7961232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:13Z","timestamp":1642003393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7961232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8]]},"references-count":37,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2700788","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,8]]}}}