{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:08:04Z","timestamp":1775326084684,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004361","name":"Texas Instruments","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004361","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Realtek Semiconductor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/jssc.2017.2705913","type":"journal-article","created":{"date-parts":[[2017,6,6]],"date-time":"2017-06-06T18:37:19Z","timestamp":1496774239000},"page":"2407-2421","source":"Crossref","is-referenced-by-count":19,"title":["A 40-Gb\/s 14-mW CMOS Wireline Receiver"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9048-7008","authenticated-orcid":false,"given":"Abishek","family":"Manian","sequence":"first","affiliation":[]},{"given":"Behzad","family":"Razavi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"208","article-title":"A 40 Gb\/s adaptive receiver with linear equalizer and merged DFE\/CDR","author":"hsieh","year":"2011","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"412","article-title":"A 40 Gb\/s 14 mW CMOS wireline receiver","author":"manian","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231266"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237692"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364271"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411625"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2072190"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884188"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338413"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279053"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177032"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2242714"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076214"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279054"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8015205\/07939955.pdf?arnumber=7939955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T17:03:32Z","timestamp":1642007012000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7939955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":17,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2705913","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}