{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T10:02:50Z","timestamp":1740132170126,"version":"3.37.3"},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/jssc.2017.2714180","type":"journal-article","created":{"date-parts":[[2017,6,30]],"date-time":"2017-06-30T18:26:34Z","timestamp":1498847194000},"page":"2663-2678","source":"Crossref","is-referenced-by-count":30,"title":["A 32.75-Gb\/s Voltage-Mode Transmitter With Three-Tap FFE in 16-nm CMOS"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5237-6400","authenticated-orcid":false,"given":"Kok Lim","family":"Chan","sequence":"first","affiliation":[]},{"given":"Kee Hian","family":"Tan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4336-9751","authenticated-orcid":false,"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[]},{"given":"Jay","family":"Im","sequence":"additional","affiliation":[]},{"given":"Parag","family":"Upadhyaya","sequence":"additional","affiliation":[]},{"given":"Siok Wei","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Arianne","family":"Roldan","sequence":"additional","affiliation":[]},{"given":"Nakul","family":"Narang","sequence":"additional","affiliation":[]},{"given":"Chin Yang","family":"Koay","sequence":"additional","affiliation":[]},{"given":"Hongyuan","family":"Zhao","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2004-9413","authenticated-orcid":false,"given":"Ping-Chuan","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2204117"},{"key":"ref11","first-page":"42","article-title":"60 Gb\/s NRZ and PAM4 transmitters for 400 GbE in 65 nm CMOS","author":"chiang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"38","article-title":"A 32-to-48 Gb\/s serializing transmitter using multiphase sampling in 65nm CMOS","author":"hafez","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"334","article-title":"A 28 Gb\/s source-series terminated TX in 32 nm CMOS SOI","author":"menolfi","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"60","article-title":"A 16-to-40 Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14nm CMOS","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"233","article-title":"A 32.75-Gb\/s voltage mode transmitter with 3-tap FFE in 16 nm CMOS","author":"chan","year":"2016","journal-title":"IEEE A-SSCC Dig Tech Papers"},{"key":"ref16","article-title":"25G long reach cable link equalization optimization","author":"yu","year":"2016","journal-title":"Proc DesignCon"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216414"},{"key":"ref3","first-page":"881","article-title":"A 3.8 mW\/Gbps quad-channel 8.5–13 Gbps serial link with a 5 tap DFE and a 4 tap transmit FFE in 28 nm CMOS","volume":"51","author":"kocaman","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258790"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317142"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587689"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006230"},{"key":"ref2","first-page":"1","article-title":"A fully-adaptive wideband 0.5–32.75 Gb\/s FPGA transceiver in 16 nm FinFET CMOS technology","author":"upadhyaya","year":"2016","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2413849"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2249812"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8048205\/07964669.pdf?arnumber=7964669","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:06Z","timestamp":1642003386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7964669\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":16,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2714180","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}