{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,20]],"date-time":"2025-11-20T12:37:31Z","timestamp":1763642251623,"version":"3.37.3"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"DARPA PERFECT","award":["HR0011-12-2-0016"],"award-info":[{"award-number":["HR0011-12-2-0016"]}]},{"name":"BWRC"},{"name":"ASPIRE"},{"name":"Intel ARO"},{"DOI":"10.13039\/501100004368","name":"TSMC","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100004368","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/jssc.2017.2715798","type":"journal-article","created":{"date-parts":[[2017,7,18]],"date-time":"2017-07-18T18:25:54Z","timestamp":1500402354000},"page":"2589-2600","source":"Crossref","is-referenced-by-count":5,"title":["Reprogrammable Redundancy for SRAM-Based Cache $V_{\\min }$ Reduction in a 28-nm RISC-V Processor"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9997-3141","authenticated-orcid":false,"given":"Brian","family":"Zimmer","sequence":"first","affiliation":[]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]},{"given":"Krste","family":"Asanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892185"},{"key":"ref11","first-page":"74","article-title":"A 32 nm Westmere-EX Xeon enterprise processor","author":"sawant","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2012.6232861"},{"key":"ref13","first-page":"586","article-title":"DEC ECC design to improve memory reliability in sub-100 nm technologies","author":"naseer","year":"2008","journal-title":"Proc IEEE Int Conf Electron Circuits Syst (ICECS)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522347"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749758"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref19","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref4","first-page":"306","article-title":"A 10 nm FinFET 128 Mb SRAM with assist adjustment system for power, performance, and area optimization","author":"song","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164730"},{"key":"ref6","first-page":"1","article-title":"A 0.6 V 1.5 GHz 84 Mb SRAM design in 14 nm FinFET CMOS technology","author":"karl","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"230","article-title":"A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers (ISSCC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258815"},{"key":"ref7","first-page":"316","article-title":"A 20 nm 112 Mb SRAM in high- $\\kappa$ metal-gate with assist circuitry for low-leakage and low-VMIN applications","author":"chang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","first-page":"158","article-title":"A 45 nm 0.6 V cross-point 8T SRAM with negative biased read\/write assist","author":"yabuuchi","year":"2009","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref9","first-page":"132c","article-title":"A 22 nm 2.5 MB slice on-die L3 cache for the next generation Xeon processor","author":"chen","year":"2013","journal-title":"Proc Symp VLSI Technol"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"article-title":"The RISC-V instruction set manual, volume I: Userlevel ISA, version 2.0","year":"2014","author":"waterman","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231013"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2013.2279752"},{"key":"ref23","first-page":"199","article-title":"A 45 nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators","author":"lee","year":"2014","journal-title":"Proc Eur Solid State Circuits Conf (ESSCIRC)"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1109\/JSSC.2016.2519386","article-title":"A RISC-V vector processor with simultaneous-switching switched-capacitor DC-DC converters in 28 nm FDSOI","volume":"51","author":"zimmer","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref25","first-page":"121","article-title":"Reprogrammable redundancy for cache V $_{min}$ reduction in a 28 nm RISC-V processor","author":"zimmer","year":"2016","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8048205\/07983409.pdf?arnumber=7983409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:06Z","timestamp":1642003386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7983409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":26,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2715798","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}