{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:53:22Z","timestamp":1767084802557,"version":"3.37.3"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61674094"],"award-info":[{"award-number":["61674094"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012282","name":"Beijing Innovation Center for Future Chip","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100012282","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/jssc.2017.2724024","type":"journal-article","created":{"date-parts":[[2017,8,7]],"date-time":"2017-08-07T18:11:27Z","timestamp":1502129487000},"page":"2769-2785","source":"Crossref","is-referenced-by-count":11,"title":["A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving $> 4\\times $ Faster Clock Frequency and $> 6\\times $ Higher Restore Speed"],"prefix":"10.1109","volume":"52","author":[{"given":"Zhibo","family":"Wang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4892-2309","authenticated-orcid":false,"given":"Yongpan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Albert","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Fang","family":"Su","sequence":"additional","affiliation":[]},{"given":"Chieh-Pu","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Zhe","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Jinyang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Chien-Chen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hsiao-Yun","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Wei-En","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ya-Chin","family":"King","sequence":"additional","affiliation":[]},{"given":"Chrong-Jung","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Pedram","family":"Khalili Amiri","sequence":"additional","affiliation":[]},{"given":"Kang-Lung","family":"Wang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6905-6350","authenticated-orcid":false,"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"76c","article-title":"RRAM-based 7T1R nonvolatile SRAM with 2\n$\\times$\n reduction in store energy and 94\n$\\times$\n reduction in restore energy for frequent-off instant-on applications","author":"lee","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547681"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2444412"},{"key":"ref12","first-page":"462","article-title":"A 90 nm 12 ns 32 Mb 2T1 MTJ MRAM","author":"nebashi","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2472601"},{"key":"ref14","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"5.6.1","article-title":"High density and ultra small cell size of contact ReRAM (CR-RAM) in 90 nm CMOS logic technology and circuits","author":"tseng","year":"2009","journal-title":"Tech Dig IEEE Int Electron Devices Meet (IEDM)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724693"},{"key":"ref17","first-page":"149","article-title":"A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops","author":"wang","year":"2012","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275740"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.182"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2527713"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2024"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008850"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742919"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282112"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838430"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2438017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221233"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164732"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221217"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284367"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858379"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757392"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2616905"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573504"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1063\/1.882324"},{"key":"ref25","first-page":"84","article-title":"A 65 nm ReRAM-enabled nonvolatile processor with \n$6 \\times$\n reduction in restore time and \n$4 \\times$\n higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic","author":"liu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8048205\/08003272.pdf?arnumber=8003272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:06Z","timestamp":1642003386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8003272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":30,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2724024","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}