{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T05:45:16Z","timestamp":1775627116036,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2017,10,1]],"date-time":"2017-10-01T00:00:00Z","timestamp":1506816000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100006469","name":"Fundo para o Desenvolvimento das Ci\u00eancias e da Tecnologia","doi-asserted-by":"publisher","award":["053\/2014\/A1"],"award-info":[{"award-number":["053\/2014\/A1"]}],"id":[{"id":"10.13039\/501100006469","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004733","name":"Research Grants of University of Macau","doi-asserted-by":"publisher","award":["MYRG2015-00086-AMS"],"award-info":[{"award-number":["MYRG2015-00086-AMS"]}],"id":[{"id":"10.13039\/501100004733","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["F040202"],"award-info":[{"award-number":["F040202"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/jssc.2017.2728784","type":"journal-article","created":{"date-parts":[[2017,8,4]],"date-time":"2017-08-04T18:26:40Z","timestamp":1501871200000},"page":"2576-2588","source":"Crossref","is-referenced-by-count":53,"title":["60-dB SNDR 100-MS\/s SAR ADCs With Threshold Reconfigurable Reference Error Calibration"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7635-1101","authenticated-orcid":false,"given":"Chi-Hang","family":"Chan","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8298-3244","authenticated-orcid":false,"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Cheng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wai-Hong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Iok-Meng","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Lai","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Seng-Pan","family":"U","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"ref11","first-page":"1","article-title":"An 11.5-ENOB 100-MS\/s 8mW dual-reference SAR ADC in 28 nm CMOS","author":"inerfield","year":"2014","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref12","first-page":"386","article-title":"A 10b 100 MS\/s 1.13 mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"ref14","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s $4\\times $ TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452331"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2380644"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268432"},{"key":"ref18","first-page":"176","article-title":"A 1.2 V 10b 20 MSample\/s non-binary successive approximation ADC in $0.13~\\mu $ m CMOS","author":"kuttner","year":"2002","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","first-page":"233","article-title":"A reconfigurable low-noise dynamic comparator with offset calibration in 90 nm CMOS","author":"chan","year":"2011","journal-title":"IEEE A-SSCC Dig Tech Papers"},{"key":"ref4","first-page":"196","article-title":"11.2 A 0.85fJ\/conversion-step 10b 200kS\/s subranging SAR ADC in 40 nm CMOS","author":"tai","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TVLSI.2012.2190117","article-title":"10-bit 30-MS\/s SAR ADC using a switchback switching method","volume":"21","author":"huang","year":"2012","journal-title":"IEEE Trans Very Large Scale Integration (VLSI) Syst"},{"key":"ref6","first-page":"466","article-title":"26.5 A 5.5 mW 6b 5 GS\/S $4\\times $ -lnterleaved 3b\/cycle SAR ADC in 65 nm CMOS","author":"chan","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"280","article-title":"A 2.4-to-5.2fJ\/conversion-step 10b 0.5-to-4MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FTFC.2013.6577781"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2014.7008864"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757522"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.916568"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691040"},{"key":"ref21","first-page":"470","article-title":"A 70 dB DR 10 b 0-to-80 MS\/s current-integrating SAR ADC with adaptive dynamic range","author":"malki","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref23","first-page":"462","article-title":"27.4 A 0.35 mW 12b 100 MS\/s SAR-assisted digital slope ADC in 28 nm CMOS","author":"liu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8048205\/08002584.pdf?arnumber=8002584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:06Z","timestamp":1642003386000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8002584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":23,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2728784","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,10]]}}}