{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T12:30:23Z","timestamp":1776083423369,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/jssc.2017.2731813","type":"journal-article","created":{"date-parts":[[2017,8,15]],"date-time":"2017-08-15T18:21:28Z","timestamp":1502821288000},"page":"124-133","source":"Crossref","is-referenced-by-count":103,"title":["A 512-Gb 3-b\/Cell 64-Stacked WL 3-D-NAND Flash Memory"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6391-9423","authenticated-orcid":false,"given":"Chulbum","family":"Kim","sequence":"first","affiliation":[]},{"given":"Doo-Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Woopyo","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Hyun-Jin","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Il Han","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyun-Wook","family":"Park","sequence":"additional","affiliation":[]},{"given":"JongHoon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"JiYoon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yang-Lo","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Ji Young","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Seung-Bum","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyunjun","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Jae Doeg","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Nayoung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"NaHyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hwajun","family":"Jang","sequence":"additional","affiliation":[]},{"given":"JongHoon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seunghwan","family":"Song","sequence":"additional","affiliation":[]},{"given":"YongHa","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jinbae","family":"Bang","sequence":"additional","affiliation":[]},{"given":"Sanggi","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Youngdon","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Moo-Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyunggon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Pansuk","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Jeong-Don","family":"Ihm","sequence":"additional","affiliation":[]},{"given":"Dae Seok","family":"Byeon","sequence":"additional","affiliation":[]},{"given":"Jin-Yub","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Ki-Tae","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kye-Hyun","family":"Kyung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"328","article-title":"A 93.4 mm\n$^{2}~64$\nGb MLC NAND-flash memory with 16 nm CMOS technology","author":"choi","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref11","first-page":"128","article-title":"A low-power 64 Gb MLC NAND-flash memory in 15 nm CMOS technology","author":"sako","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"138","article-title":"7.5 A 128 Gb 2 b\/cell NAND flash memory in 14 nm technology with tPROG=640 \n$\\mu$\ns and 800 MB\/s I\/O rate","author":"lee","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref13","first-page":"142","article-title":"A 768 Gb 3 b\/cell 3D-floating-gate NAND flash memory","author":"tanaka","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2604297"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.962291"},{"key":"ref16","first-page":"192","article-title":"Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND flash memory","author":"jang","year":"2009","journal-title":"Proc Symp VLSI Technol"},{"key":"ref17","first-page":"173","article-title":"Novel operation schemes to improve device reliability in a localized trapping stragoe SONOS-type flash memory","author":"yeh","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"ref4","first-page":"212","article-title":"A 7 MB\/s 64 Gb 3-bit\/cell DDR NAND flash memory in 20 nm-node technology","author":"park","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref6","first-page":"430","article-title":"A 64 Gb 533 Mb\/s DDR interface MLC NAND flash in sub-20 nm technology","author":"lee","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"422","article-title":"A 19 nm 112.8 mm\n$^{2}~64$\n Gb multi-level flash memory with 400 Mb\/s\/pin 1.8 V toggle mode interface","author":"shibata","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"218","article-title":"A 128 Gb 3 b\/cell NAND flash design using 20 nm planar-cell technology","author":"naso","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"436","article-title":"128 Gb 3b\/cell NAND flash memory in 19 nm technology with 18 MB\/s write rate and 400 Mb\/s toggle mode","author":"li","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"130","article-title":"256 Gb 3b\/cell V-NAND Flash memory with 48 stacked WL layers","author":"kang","year":"2016","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"130","article-title":"A 128 Gb 3 b\/cell V-NAND flash memory with 1 Gb\/s I\/O rate","author":"lim","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","first-page":"326","article-title":"A 128 Gb MLC NAND-flash device using 16 nm planar cell","author":"helm","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8241022\/08010822.pdf?arnumber=8010822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:18Z","timestamp":1642004718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8010822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2731813","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}