{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T15:26:29Z","timestamp":1773674789864,"version":"3.50.1"},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/jssc.2017.2739178","type":"journal-article","created":{"date-parts":[[2017,10,23]],"date-time":"2017-10-23T18:59:12Z","timestamp":1508785152000},"page":"155-163","source":"Crossref","is-referenced-by-count":31,"title":["1.4Gsearch\/s 2-Mb\/mm<sup>2<\/sup> TCAM Using Two-Phase-Pre-Charge ML Sensing and Power-Grid Pre-Conditioning to Reduce &lt;italic&gt;Ldi\/dt&lt;\/italic&gt; Power-Supply Noise by 50%"],"prefix":"10.1109","volume":"53","author":[{"given":"Igor","family":"Arsovski","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9029-6287","authenticated-orcid":false,"given":"Akhilesh","family":"Patil","sequence":"additional","affiliation":[]},{"given":"Robert M.","family":"Houle","sequence":"additional","affiliation":[]},{"given":"Michael T.","family":"Fragano","sequence":"additional","affiliation":[]},{"given":"Ramon","family":"Rodriguez","sequence":"additional","affiliation":[]},{"given":"Raymond","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Van","family":"Butler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"102","article-title":"A new method for improved delay characterization of VLSI logic","author":"wagner","year":"1982","journal-title":"Proc ESSCIRC"},{"key":"ref3","first-page":"240","article-title":"A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80 Mb ternary CAM","author":"nii","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320819"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref1","first-page":"274","article-title":"1.8 Mbit\/mm2 ternary-CAM macro with 484 ps search access time in 16 nm fin-FET bulk CMOS technology","author":"tsukamoto","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8241022\/08080152.pdf?arnumber=8080152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:17Z","timestamp":1642004717000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8080152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":5,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2739178","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}