{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T06:59:16Z","timestamp":1769842756866,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jssc.2017.2740268","type":"journal-article","created":{"date-parts":[[2017,9,4]],"date-time":"2017-09-04T18:08:17Z","timestamp":1504548497000},"page":"3474-3485","source":"Crossref","is-referenced-by-count":35,"title":["Design Techniques for a 60-Gb\/s 288-mW NRZ Transceiver With Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2292-7670","authenticated-orcid":false,"given":"Jaeduk","family":"Han","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicholas","family":"Sutardja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856583"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2285385"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"871","DOI":"10.1109\/JSSC.2016.2519389","article-title":"Design techniques for a 60 Gb\/s 173 mW wireline receiver frontend in 65 nm CMOS technology","volume":"51","author":"han","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411625"},{"key":"ref13","first-page":"118","article-title":"56 Gb\/s PAM4 and NRZ SerDes transceivers in 40nm CMOS","author":"lee","year":"2015","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref14","first-page":"64","article-title":"A 56 Gb\/s NRZ-electrical 247mW\/lane serial-link transceiver in 28nm CMOS","author":"shibasaki","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"112","article-title":"A 60 Gb\/s 288mW NRZ transceiver with adaptive equalization and baud-rate clock and data recovery in 65nm CMOS technology","author":"han","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","first-page":"230","article-title":"A 7 Gb\/s 9.3 mW 2-tap current-integrating DFE receiver","author":"park","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373377"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617404"},{"key":"ref4","first-page":"114","article-title":"A 40-to-56 Gb\/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16nm FinFET","author":"im","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2007.909451"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838009"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405777"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278804"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279052"},{"key":"ref2","first-page":"1","article-title":"A 56 Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET","author":"frans","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858400"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2375071"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062923"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"ref24","first-page":"366","article-title":"A 78mW 11.8 Gb\/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS","author":"spagna","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","first-page":"1","article-title":"A 28 Gb\/s multi-standard serial-link transceiver for backplane applications in 28nm CMOS","author":"zhang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848180"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594212"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8118328\/08025518.pdf?arnumber=8025518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:39Z","timestamp":1642003479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8025518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":31,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2740268","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}