{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T07:33:54Z","timestamp":1772609634357,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100004361","name":"Texas Instruments","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004361","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Silicon Labs"},{"DOI":"10.13039\/100002418","name":"Intel","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/jssc.2017.2742523","type":"journal-article","created":{"date-parts":[[2017,9,7]],"date-time":"2017-09-07T19:42:48Z","timestamp":1504813368000},"page":"2991-3005","source":"Crossref","is-referenced-by-count":46,"title":["A 0.8\u20131.2 V 10\u201350 MS\/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7220-0464","authenticated-orcid":false,"given":"Minglei","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Kyoohyun","family":"Noh","sequence":"additional","affiliation":[]},{"given":"Xiaohua","family":"Fan","sequence":"additional","affiliation":[]},{"given":"Edgar","family":"Sanchez-Sinencio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547182"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref10","first-page":"239","article-title":"A 12 b 50 MS\/s 3.5 mW SAR assisted 2-stage pipeline ADC","author":"lee","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref11","first-page":"474","article-title":"A 31.3 fJ\/conversion-step 70.4 dB SNDR 30 MS\/s 1.2 V two-step pipelined ADC in 0.13 \n$\\mu $\n m CMOS","author":"lee","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2522762"},{"key":"ref13","first-page":"248","article-title":"A 12 b 160 MS\/s synchronous two-step SAR ADC achieving 20.7 fJ\/step FoM with opportunistic digital background calibration","author":"zhou","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945993"},{"key":"ref15","first-page":"458","article-title":"A 1 mW 71.5 dB SNDR 50 MS\/s 13 b fully differential ring-amplifier-based SAR-assisted pipeline ADC","author":"lim","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref16","first-page":"200","article-title":"A 1.5 mW 68 dB SNDR 80 MS\/s \n$2\\times $\n interleaved SAR-assisted pipelined ADC in 28 nm CMOS","author":"van der goes","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref17","first-page":"466","article-title":"A 1.7 mW 11 b 250 MS\/s \n$2\\times $\n interleaved fully dynamic pipelined SAR ADC in 40 nm digital CMOS","author":"verbruggen","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","first-page":"268","article-title":"A 70 dB SNDR 200 MS\/s 2.3 mW dynamic pipelined SAR ADC in 28 nm digital CMOS","author":"verbruggen","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937491"},{"key":"ref28","first-page":"487","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463110"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref3","first-page":"472","article-title":"A 7-to-10 b 0-to-4 MS\/s flexible SAR ADC with 6.5-to-16 fJ\/conversion-step","author":"harpe","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"272","article-title":"A 71 dB-SNDR 50 MS\/s 4.2 mW CMOS SAR ADC by SNR enhancement techniques utilizing noise","author":"morie","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032639"},{"key":"ref5","first-page":"192","article-title":"An 11.5-ENOB 100-MS\/s 8 mW dual-reference SAR ADC in 28 nm CMOS","author":"inerfield","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","first-page":"282","article-title":"A 12 b 250 MS\/s pipelined ADC with virtual ground reference buffers","author":"boo","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"472","article-title":"A 14 b 80 MS\/s SAR ADC with 73.6 dB SNDR in 65 nm CMOS","author":"kapusta","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"280","article-title":"A 2.4-to-5.2 fJ\/conversion-step 10 b 0.5-to-4 MS\/s SAR ADC with charge-average switching DAC in 90 nm CMOS","author":"liou","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757522"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942060"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215756"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271770"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6045010"},{"key":"ref23","first-page":"1","article-title":"A 0.84 ps-LSB 2.47 mW time-to-digital converter using charge pump and SAR-ADC","author":"xu","year":"2013","journal-title":"Proc IEEE CICC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8081776\/08027194.pdf?arnumber=8027194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:03:11Z","timestamp":1642003391000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8027194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":32,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2742523","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}