{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T15:49:52Z","timestamp":1776354592746,"version":"3.51.2"},"reference-count":55,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1314876"],"award-info":[{"award-number":["CCF-1314876"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECCS-1309927"],"award-info":[{"award-number":["ECCS-1309927"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["ECCS-1343324"],"award-info":[{"award-number":["ECCS-1343324"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jssc.2017.2746669","type":"journal-article","created":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T18:10:04Z","timestamp":1506535804000},"page":"3329-3347","source":"Crossref","is-referenced-by-count":36,"title":["A 50\u201366-GHz Phase-Domain Digital Frequency Synthesizer With Low Phase Noise and Low Fractional Spurs"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4364-9219","authenticated-orcid":false,"given":"Ahmed I.","family":"Hussein","sequence":"first","affiliation":[]},{"given":"Sriharsha","family":"Vasadi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7108-9522","authenticated-orcid":false,"given":"Jeyanandh","family":"Paramesh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2681801"},{"key":"ref38","first-page":"326","article-title":"A 50-to-66 GHz 65 nm CMOS all-digital fractional-N PLL with 220 fsrms jitter","author":"hussein","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2012363"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1002\/0470041951"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819117"},{"key":"ref37","first-page":"1","article-title":"A 10 mW 60 GHz 65 nm CMOS DCO with 24% tuning range and 40 kHz frequency granularity","author":"hussein","year":"2015","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref36","author":"wu","year":"2015","journal-title":"Millimeter-Wave Digitally Intensive Frequency Generation in CMOS"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.091006"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166184"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197130"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077370"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2314436"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2166336"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2529004"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2520469"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2014.6848490"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2320952"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2596770"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582854"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.886896"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857370"},{"key":"ref55","first-page":"366","article-title":"A 42 mW 230 fs-jitter sub-sampling 60 GHz PLL in 40 nm CMOS","author":"szortyka","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2293021"},{"key":"ref53","first-page":"494","article-title":"A 57-to-66 GHz quadrature PLL in 45 nm digital CMOS","author":"scheir","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"},{"key":"ref10","first-page":"118","article-title":"A 28 GHz quadrature fractional-N synthesizer for 5G mobile communication with less than 100 fs jitter in 65 nm CMOS","author":"el-halwagy","year":"2016","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref11","first-page":"278","article-title":"A 21.7-to-27.8 GHz 2.6-degrees-rms 40 mW frequency synthesizer in 45 nm CMOS for mm-wave communication applications","volume":"43","author":"osorio","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref40","article-title":"A 450 fs 65 nm CMOS mm-wave time-to-digital converter using statistical element selection for all-digital PLL’s","author":"hussein","year":"0","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref12","first-page":"123","article-title":"A 73.9–83.5 GHz synthesizer with 111 dBc\/Hz phase noise at 10 MHz offset in a 130 nm SiGe BiCMOS technology","author":"plouchart","year":"2013","journal-title":"IEEE Radio Frequency Integrated Circuits Symp Dig Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2016.2605452"},{"key":"ref14","first-page":"354","article-title":"A 57.9-to-68.3 GHz 24.6 mW frequency synthesizer with in-phase injection-coupled QVCO in 65 nm CMOS","volume":"56","author":"yi","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2528997"},{"key":"ref16","first-page":"292","article-title":"A 1.5 GHz-modulation-range 10 ms-modulation-period 180 kHzrms-frequency-error 26 MHz-reference mixed-mode FMCW synthesizer for mm-wave radar application","volume":"40","author":"sakurai","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134510"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2168972"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143950"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2011.2180398"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2015.2407364"},{"key":"ref6","first-page":"1","article-title":"A 35 GHz dual-loop PLL with low phase noise and fast lock for millimeter wave applications","author":"gai","year":"2011","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref5","first-page":"38","article-title":"A scalable 28 GHz coupled-PLL in 65 nm CMOS with single-wire synchronization for large-scale 5G mm-wave arrays","volume":"59","author":"agrawal","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"2","article-title":"A CMOS 21–48 GHz fractional-N synthesizer employing ultra-wideband injection-locked frequency multipliers","volume":"1","author":"li","year":"2013","journal-title":"Custom Integr Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414921"},{"key":"ref49","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200 MHz range and 3 mW power dissipation for mobile SoC clocking in 22 nm CMOS","volume":"55","author":"august","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2012.2213833"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/4.918915"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032276"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2301764"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.889443"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2076591"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077190"},{"key":"ref44","first-page":"1","article-title":"A 12 mW all-digital PLL based on class-F DCO for 4G phones in 28 nm CMOS","author":"kuo","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref43","article-title":"Wideband millimeter-wave frequency generation in CMOS","author":"saberi","year":"2014"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/4\/8118328\/8052209-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8118328\/08052209.pdf?arnumber=8052209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:47Z","timestamp":1649444147000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":55,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2746669","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}