{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:22:20Z","timestamp":1774966940696,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,11,1]],"date-time":"2017-11-01T00:00:00Z","timestamp":1509494400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"China 863 Program","award":["2013AA014302"],"award-info":[{"award-number":["2013AA014302"]}]},{"name":"European FP7-LIVCODE","award":["295151"],"award-info":[{"award-number":["295151"]}]},{"name":"HAZCEPT","award":["318907"],"award-info":[{"award-number":["318907"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/jssc.2017.2746672","type":"journal-article","created":{"date-parts":[[2017,9,20]],"date-time":"2017-09-20T14:12:49Z","timestamp":1505916769000},"page":"2963-2978","source":"Crossref","is-referenced-by-count":48,"title":["A 40-Gb\/s Quarter-Rate SerDes Transmitter and Receiver Chipset in 65-nm CMOS"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8978-6825","authenticated-orcid":false,"given":"Xuqiang","family":"Zheng","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Chun","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Fangxu","family":"Lv","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Feng","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Lincoln, Lincoln, U.K."}]},{"given":"Shuai","family":"Yuan","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Lincoln, Lincoln, U.K."}]},{"given":"Shigang","family":"Yue","sequence":"additional","affiliation":[{"name":"School of Computer Science, University of Lincoln, Lincoln, U.K."}]},{"given":"Ziqiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Fule","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]},{"given":"Hanjun","family":"Jiang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Tsinghua University, Beijing, China"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845562"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2471-4"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014203"},{"key":"ref30","first-page":"1","article-title":"A \n$4\\times 40$\n Gb\/s quad-lane CDR with shared frequency tracking and data dependent jitter filtering","author":"hossain","year":"2014","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"ref35","author":"proakis","year":"2006","journal-title":"Digital Signal Processing Principles Algorithms and Applications"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856574"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818575"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2394323"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279054"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031030"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031026"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842841"},{"key":"ref16","first-page":"60","article-title":"A 16-to-40 Gb\/s quarter-rate NRZ\/PAM4 dual-mode transmitter in 14 nm CMOS","author":"kim","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348556"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2184651"},{"key":"ref19","first-page":"440","article-title":"A 205 mW 32 Gb\/s 3-tap FFE\/6-tap DFE bidirectional serial link in 22 nm CMOS","author":"jaussi","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2256172"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2411625"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2365700"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2291099"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref8","year":"2016","journal-title":"InfiniBand Roadmap"},{"key":"ref7","author":"welch","year":"2014","journal-title":"400G Optics-Technologies Timing and Transceivers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref9","first-page":"42","article-title":"60 Gb\/s NRZ and PAM4 transmitters for 400 GbE in 65 nm CMOS","author":"chiang","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352299"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2176635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"ref21","author":"cavaciuti","year":"2014","journal-title":"CAUI4 Channel Loss Variation Due to Temperature"},{"key":"ref24","first-page":"334","article-title":"A 28 Gb\/s source-series terminated TX in 32 nm CMOS SOI","author":"menolfi","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2216451"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077350"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598303"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8081776\/08047439.pdf?arnumber=8047439","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:52:30Z","timestamp":1769493150000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8047439\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":36,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2746672","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,11]]}}}