{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:26:15Z","timestamp":1777566375825,"version":"3.51.4"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea (NRF)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Korea government (Ministry of Science and ICT)","award":["NRF-2014R1A2A1A11052875"],"award-info":[{"award-number":["NRF-2014R1A2A1A11052875"]}]},{"DOI":"10.13039\/100004358","name":"Samsung Electronics","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/jssc.2017.2746698","type":"journal-article","created":{"date-parts":[[2017,9,18]],"date-time":"2017-09-18T18:08:09Z","timestamp":1505758089000},"page":"144-154","source":"Crossref","is-referenced-by-count":23,"title":["A Time-Based Receiver With 2-Tap Decision Feedback Equalizer for Single-Ended Mobile DRAM Interface"],"prefix":"10.1109","volume":"53","author":[{"given":"Il-Min","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Kyun","family":"Chae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Hun","family":"Hyun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4319-6619","authenticated-orcid":false,"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8359-0063","authenticated-orcid":false,"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892189"},{"key":"ref11","first-page":"400","article-title":"A time-based receiver with 2-tap DFE for a 12 Gb\/s\/pin single-ended transceiver of mobile DRAM interface in 0.8 V 65 nm CMOS","author":"yi","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","first-page":"1","article-title":"A low-EMI four-bit four-wire single-ended DRAM interface by using a three-level balanced coding scheme","author":"yi","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280308"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031015"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014733"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2203870"},{"key":"ref17","first-page":"46","article-title":"A 0.25 pJ\/b 0.7 V 16 Gb\/s 3-tap decision-feedback equalizer in 65 nm CMOS","author":"bai","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2402218"},{"key":"ref4","first-page":"66","article-title":"A 0.45-to-0.7 V 1-to-6 Gb\/s 0.29-to-0.58 pJ\/b source-synchronous transceiver using automatic phase calibration in 65 nm CMOS","author":"choi","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2249812"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.1.112"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196312"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2500420"},{"key":"ref1","first-page":"430","article-title":"A 3.2 Gb\/s\/pin 8 Gb 1.0 V LPDDR4 SDRAM with integrated ECC engine for sub-1 V DRAM core operation","author":"oh","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8241022\/08039157.pdf?arnumber=8039157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:18Z","timestamp":1642004718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8039157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2746698","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}