{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:53:06Z","timestamp":1774720386983,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jssc.2017.2747128","type":"journal-article","created":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T18:10:04Z","timestamp":1506535804000},"page":"3219-3234","source":"Crossref","is-referenced-by-count":70,"title":["A 9-GS\/s 1.125-GHz BW Oversampling Continuous-Time Pipeline ADC Achieving \u2212164-dBFS\/Hz NSD"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5333-4619","authenticated-orcid":false,"given":"Hajime","family":"Shibata","sequence":"first","affiliation":[]},{"given":"Victor","family":"Kozlov","sequence":"additional","affiliation":[]},{"given":"Zexi","family":"Ji","sequence":"additional","affiliation":[]},{"given":"Asha","family":"Ganesan","sequence":"additional","affiliation":[]},{"given":"Haiyang","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Donald","family":"Paterson","sequence":"additional","affiliation":[]},{"given":"Jialin","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Sharvil","family":"Patil","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6938-8491","authenticated-orcid":false,"given":"Shanthi","family":"Pavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853909"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048137"},{"key":"ref12","first-page":"278","article-title":"A 9 GS\/s 1 GHz-BW oversampled continuous-time pipeline ADC achieving ?161 dBFS\/Hz NSD","author":"shibata","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6945987"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364829"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2466459"},{"key":"ref16","first-page":"1","article-title":"Adaptive digital noise-cancellation filtering using cross-correlators for continuous-time MASH ADC in 28 nm CMOS","author":"dong","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2198773"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164965"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015852"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587881"},{"key":"ref3","first-page":"280","article-title":"A 160 MHz-BW 72 dB-DR 40 mW continuous-time \n$\\Delta \\Sigma$\n modulator in 16 nm CMOS with analog ISI-reduction technique","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"466","article-title":"A 4 GS\/s 13 b pipelined ADC with capacitor and amplifier sharing in 16 nm CMOS","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"470","article-title":"A 125 MHz-BW 71.9 dB-SNDR VCO-based CT \n$\\Delta \\Sigma$\n ADC with segmented phase-domain ELD compensation in 16 nm CMOS","author":"huang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","first-page":"276","article-title":"A 13 b 4 GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC","author":"vaz","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","first-page":"1","article-title":"A 14-bit 2.5 GS\/s and 5 GS\/s RF sampling ADC with background calibration and dither","author":"ali","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217860"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164963"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref20","author":"murmann","year":"2016","journal-title":"ADC Performance Survey 1997–2013"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8118328\/08052223.pdf?arnumber=8052223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:38Z","timestamp":1642003478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8052223\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":20,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2747128","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}