{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T20:17:54Z","timestamp":1769026674146,"version":"3.49.0"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","award":["NSERC-RGPIN-205034-2012 052714"],"award-info":[{"award-number":["NSERC-RGPIN-205034-2012 052714"]}],"id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/jssc.2017.2747151","type":"journal-article","created":{"date-parts":[[2017,9,18]],"date-time":"2017-09-18T18:08:09Z","timestamp":1505758089000},"page":"656-667","source":"Crossref","is-referenced-by-count":39,"title":["A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7960-471X","authenticated-orcid":false,"given":"Morteza","family":"Nabavi","sequence":"first","affiliation":[]},{"given":"Manoj","family":"Sachdev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2540799"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.475707"},{"key":"ref13","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref14","author":"tsividis","year":"2011","journal-title":"Operation and Modeling of the MOS Transistor"},{"key":"ref15","author":"cheng","year":"1999","journal-title":"MOSFET Modeling and BSIM3 User s Guide"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2517446"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052809"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917505"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349977"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001903"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109434"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2160812"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.179198"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893584"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8271882\/08039274.pdf?arnumber=8039274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:48Z","timestamp":1642004688000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8039274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":18,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2747151","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}