{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T10:50:13Z","timestamp":1775645413494,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jssc.2017.2747758","type":"journal-article","created":{"date-parts":[[2017,11,7]],"date-time":"2017-11-07T19:10:38Z","timestamp":1510081838000},"page":"3204-3218","source":"Crossref","is-referenced-by-count":191,"title":["A 12-b 10-GS\/s Interleaved Pipeline ADC in 28-nm CMOS Technology"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0346-3866","authenticated-orcid":false,"given":"Siddharth","family":"Devarajan","sequence":"first","affiliation":[]},{"given":"Larry","family":"Singer","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Kelly","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Pan","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Silva","sequence":"additional","affiliation":[]},{"given":"Janet","family":"Brunsilius","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Rey-Losada","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Murden","sequence":"additional","affiliation":[]},{"given":"Carroll","family":"Speir","sequence":"additional","affiliation":[]},{"given":"Jeffery","family":"Bray","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Otte","sequence":"additional","affiliation":[]},{"given":"Nevena","family":"Rakuljic","sequence":"additional","affiliation":[]},{"given":"Phil","family":"Brown","sequence":"additional","affiliation":[]},{"given":"Todd","family":"Weigandt","sequence":"additional","affiliation":[]},{"given":"Qicheng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Donald","family":"Paterson","sequence":"additional","affiliation":[]},{"given":"Corey","family":"Petersen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0758-892X","authenticated-orcid":false,"given":"Jeffrey","family":"Gealow","sequence":"additional","affiliation":[]},{"given":"Gabriele","family":"Manganaro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"92","article-title":"A 5.4 GS\/s 12 b 500 mW pipeline ADC in 28 nm CMOS","author":"wu","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052449"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836230"},{"key":"ref30","first-page":"186","article-title":"A 16 b 80 MS\/s 100 mW 77.6 dB SNR CMOS pipeline ADC","author":"brunsilius","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref35","first-page":"120","article-title":"A 12 b 3 GS\/s pipeline ADC with 500 mW and 0.4 mm2 in 40 nm digital CMOS","author":"chen","year":"2011","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref34","first-page":"276","article-title":"A 13 b 4 GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC","author":"vaz","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2016.7751033"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref13","first-page":"468","article-title":"A 10 b 2.6 GS\/s time-interleaved SAR ADC with background timing-skew calibration","author":"lin","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"284","article-title":"An 8 GS\/s time-interleaved SAR ADC with unresolved decision detection achieving ?58 dBFS noise and 4 GHz bandwidth in 28 nm CMOS","author":"keane","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2004.834046"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2258814"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2016.7452269"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338383"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.210027"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2587881"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.972143"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217860"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.826813"},{"key":"ref5","first-page":"206","article-title":"A 14-bit 2.5 GS\/s and 5 GS\/s RF sampling ADC with background calibration and dither","author":"ali","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref8","author":"murmann","year":"2017","journal-title":"ADC Performance Survey 1997–2013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2442393"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2319249"},{"key":"ref9","author":"manganaro","year":"2012","journal-title":"Advanced Data Converters"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2591826"},{"key":"ref20","first-page":"466","article-title":"A 14 b 2.5 GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction","author":"setterberg","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418108"},{"key":"ref21","first-page":"466","article-title":"A 4 GS\/s 13 b pipelined ADC with capacitor and amplifier sharing in 16 nm CMOS","author":"wu","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821300"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836232"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8118328\/08100718.pdf?arnumber=8100718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:39Z","timestamp":1642003479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8100718\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":35,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2747758","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}