{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:40:50Z","timestamp":1774964450325,"version":"3.50.1"},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jssc.2017.2749432","type":"journal-article","created":{"date-parts":[[2017,11,7]],"date-time":"2017-11-07T19:10:38Z","timestamp":1510081838000},"page":"3486-3502","source":"Crossref","is-referenced-by-count":61,"title":["A 40-to-56 Gb\/s PAM-4 Receiver With Ten-Tap Direct Decision-Feedback Equalization in 16-nm FinFET"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3996-6171","authenticated-orcid":false,"given":"Jay","family":"Im","sequence":"first","affiliation":[]},{"given":"Dave","family":"Freitas","sequence":"additional","affiliation":[]},{"given":"Arianne Bantug","family":"Roldan","sequence":"additional","affiliation":[]},{"given":"Ronan","family":"Casey","sequence":"additional","affiliation":[]},{"given":"Stanley","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chuen-Huei Adam","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Tim","family":"Cronin","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Geary","sequence":"additional","affiliation":[]},{"given":"Scott","family":"McLeod","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Ian","family":"Zhuang","sequence":"additional","affiliation":[]},{"given":"Jaeduk","family":"Han","sequence":"additional","affiliation":[]},{"given":"Sen","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Parag","family":"Upadhyaya","sequence":"additional","affiliation":[]},{"given":"Geoff","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4336-9751","authenticated-orcid":false,"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"114","article-title":"A 40-to-56Gb\/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16 nm FinFET","author":"im","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"ref10","first-page":"230c","article-title":"A 60 Gb\/s 173 mW receiver frontend in 65 nm CMOS technology","author":"han","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref6","first-page":"52","article-title":"A 28 Gb\/s multi-standard serial-link transceiver for backplane applications in 28 nm CMOS","author":"zhang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"104","article-title":"A wide common-mode fully-adaptive multi-standard 12.5 Gb\/s backplane transceiver in 28 nm CMOS","author":"savoj","year":"2012","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref8","article-title":"Proposal for CEI-56G FEC requirements section","volume":"302","author":"otto","year":"2015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref2","first-page":"1101","article-title":"A 56 Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16 nm FinFET","author":"frans","year":"2016","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref9","first-page":"64","article-title":"A 56 Gb\/s NRZ-electrical 247mW\/lane serial-link transceiver in 28 nm CMOS","author":"shibasaki","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","year":"2016","journal-title":"Optical Internetworking Forum (OIF) CEI-56G-VSR-PAM4 Very Short Reach Interface Contribution"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8118328\/08100715.pdf?arnumber=8100715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:39Z","timestamp":1642003479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8100715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":10,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2749432","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}