{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:21:32Z","timestamp":1773843692535,"version":"3.50.1"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/jssc.2017.2749441","type":"journal-article","created":{"date-parts":[[2017,11,10]],"date-time":"2017-11-10T19:19:43Z","timestamp":1510341583000},"page":"3262-3275","source":"Crossref","is-referenced-by-count":31,"title":["A 10-bit DC-20-GHz Multiple-Return-to-Zero DAC With &gt;48-dB SFDR"],"prefix":"10.1109","volume":"52","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7821-9262","authenticated-orcid":false,"given":"Lucas","family":"Duncan","sequence":"first","affiliation":[]},{"given":"Brian","family":"Dupaix","sequence":"additional","affiliation":[]},{"given":"Jamin J.","family":"McCue","sequence":"additional","affiliation":[]},{"given":"Brandon","family":"Mathieu","sequence":"additional","affiliation":[]},{"given":"Matthew","family":"LaRue","sequence":"additional","affiliation":[]},{"given":"Vipul J.","family":"Patel","sequence":"additional","affiliation":[]},{"given":"Mesfin","family":"Teshome","sequence":"additional","affiliation":[]},{"given":"Myung-Jun","family":"Choe","sequence":"additional","affiliation":[]},{"given":"Waleed","family":"Khalil","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"206","article-title":"A 240 mW 16 b 3.2 GS\/s DAC in 65 nm CMOS with <?80 dBc IM3 up to 600 MHz","author":"van de vel","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2126410"},{"key":"ref31","first-page":"101","article-title":"DDL-based calibration techniques for timing errors in current-steering DACs","author":"tang","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.853587"},{"key":"ref36","year":"2011","journal-title":"PXA X-Series Signal Analyzer N9030A Data Sheet (5990-3952EN)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205700"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271784"},{"key":"ref10","first-page":"1","article-title":"A 36 Gb\/s PAM4 transmitter using an 8 b 18 GS\/S DAC in 28 nm CMOS","author":"nazemi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.808897"},{"key":"ref12","first-page":"110","article-title":"A 1.2 GS\/s 15 b DAC for precision signal generation","volume":"1","author":"jewett","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163211"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856276"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387946"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851659"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2521903"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829968"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810049"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887598"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819163"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.854409"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2689518"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906200"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1009791"},{"key":"ref8","first-page":"1","article-title":"A 6-bit segmented RZ DAC architecture with up to 50-GHz sampling clock and 4 Vpp differential swing","author":"balteanu","year":"2012","journal-title":"IEEE MTT-S Int Microw Symp Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2543703"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908749"},{"key":"ref9","first-page":"194","article-title":"A 56 GS\/S 6 b DAC in 65 nm CMOS with \n$256 \\times 6$\n b memory","author":"greshishchev","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2011.2173983"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2172526"},{"key":"ref22","first-page":"1","article-title":"A 5.3 GHz 16 b 1.75 GS\/S wideband RF mixing-DAC achieving IMD<?82 dBc up to 1.9 GHz","author":"bechthum","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900255"},{"key":"ref24","first-page":"1","article-title":"DC &#x2013; 10 GHz RF digital to analog converter","author":"choe","year":"2011","journal-title":"Proc IEEE Compound Semiconductor Integr Circuit Symp (CSICS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829377"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.890297"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234233"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8118328\/08103928.pdf?arnumber=8103928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:39Z","timestamp":1642003479000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8103928\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":36,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2749441","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}