{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:59:35Z","timestamp":1767085175500,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003132","name":"Agency for Innovation by Science and Technology in Flanders (IWT)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003132","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/jssc.2017.2755690","type":"journal-article","created":{"date-parts":[[2017,10,6]],"date-time":"2017-10-06T18:34:26Z","timestamp":1507314866000},"page":"470-483","source":"Crossref","is-referenced-by-count":20,"title":["A 1.8-pJ\/b, 12.5\u201325-Gb\/s Wide Range All-Digital Clock and Data Recovery Circuit"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5878-706X","authenticated-orcid":false,"given":"Marijn","family":"Verbeke","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3731-9731","authenticated-orcid":false,"given":"Pieter","family":"Rombouts","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2986-7017","authenticated-orcid":false,"given":"Hannes","family":"Ramon","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9444-6235","authenticated-orcid":false,"given":"Bart","family":"Moeneclaey","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9672-6652","authenticated-orcid":false,"given":"Xin","family":"Yin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5254-2408","authenticated-orcid":false,"given":"Johan","family":"Bauwelinck","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1817-5370","authenticated-orcid":false,"given":"Guy","family":"Torfs","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784646"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.845191"},{"key":"ref36","first-page":"28","article-title":"First demonstration of real-time 100 Gbit\/s 3-level duobinary transmission for optical interconnects","author":"yin","year":"2016","journal-title":"Proc 42st Eur Conf Opt Commun"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2477580"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.210039"},{"key":"ref10","first-page":"122","article-title":"A 28 Gb\/s digital CDR with adaptive loop gain for optimum jitter tolerance","author":"liang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2495725"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref14","first-page":"680","article-title":"A 1.25 Gbps all-digital clock and data recovery circuit with binary frequency acquisition","author":"oulee","year":"2008","journal-title":"Proc IEEE Asia Pacific Conf Circuits Syst (APCCAS)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2009.5357247"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122208"},{"key":"ref17","first-page":"91","article-title":"An all-digital clock and data recovery circuit for spread spectrum clocking applications in 65 nm CMOS technology","author":"chung","year":"2012","journal-title":"Proc 4th Asia Symp Quality Electron Design (ASQED)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594077"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2415174"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870290"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1016\/j.yofte.2015.07.007"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2449866"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475122"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2369494"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"428","DOI":"10.1109\/JSSC.2015.2497963","article-title":"A 4-to-10.5 Gb\/s continuous-rate digital clock and data recovery with automatic frequency acquisition","volume":"51","author":"shu","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465843"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2508045"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2002.1024421"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.930152"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.3200"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055346"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.3368"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2008.4652150"},{"journal-title":"Design of Integrated Circuits for Optical Communications","year":"2012","author":"razavi","key":"ref25"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8271882\/08060975.pdf?arnumber=8060975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:48Z","timestamp":1642004688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8060975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":36,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2755690","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}