{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T16:26:23Z","timestamp":1775838383194,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/jssc.2017.2757008","type":"journal-article","created":{"date-parts":[[2017,10,19]],"date-time":"2017-10-19T18:06:43Z","timestamp":1508436403000},"page":"445-457","source":"Crossref","is-referenced-by-count":52,"title":["A 12-Gb\/s -16.8-dBm OMA Sensitivity 23-mW Optical Receiver in 65-nm CMOS"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2636-4713","authenticated-orcid":false,"given":"Mostafa Gamal","family":"Ahmed","sequence":"first","affiliation":[]},{"given":"Mrunmay","family":"Talegaonkar","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elkholy","sequence":"additional","affiliation":[]},{"given":"Guanghua","family":"Shu","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elmallah","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Rylyakov","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2011.OThP3"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2178723"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028755"},{"key":"ref13","first-page":"130","article-title":"An 18.6 Gb\/s double-sampling receiver in 65 nm CMOS for ultra-low-power optical communication","author":"nazari","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2494060"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2584643"},{"key":"ref16","first-page":"116","article-title":"A quad 25 Gb\/s 270 mW TIA in 0.13 \n$\\mu \\text{m}$\n BiCMOS with <0.15 dB crosstalk penalty","author":"kalogerakis","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063096"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2349976"},{"key":"ref19","first-page":"1235","article-title":"A 90 nm CMOS 16 Gb\/s transceiver for optical interconnects","author":"palermo","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2322868"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2197234"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2014.2381266"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2321574"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2602224"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487668"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6588648"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2011.122111.00069"},{"key":"ref9","first-page":"482","article-title":"A 64 Gb\/s 1.4 pJ\/b NRZ optical-receiver data-path in 14 nm CMOS FinFET","author":"cevrero","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/0471726400"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2037847"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015043"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8271882\/08074728.pdf?arnumber=8074728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:48Z","timestamp":1642004688000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8074728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":22,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2757008","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}