{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T17:18:05Z","timestamp":1782926285357,"version":"3.54.5"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100003052","name":"Industrial Technology Innovation Program of the Ministry of Trade, Industry and Energy, Korea","doi-asserted-by":"publisher","award":["10080611"],"award-info":[{"award-number":["10080611"]}],"id":[{"id":"10.13039\/501100003052","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Ministry of Science and ICT (MSIT), Korea, through the Information Technology Research Center Support Program","award":["IITP-2017-2017-0-01635"],"award-info":[{"award-number":["IITP-2017-2017-0-01635"]}]},{"DOI":"10.13039\/501100010418","name":"Institute for Information and Communications Technology Promotion","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100010418","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/jssc.2017.2768411","type":"journal-article","created":{"date-parts":[[2017,11,16]],"date-time":"2017-11-16T19:11:03Z","timestamp":1510859463000},"page":"1192-1202","source":"Crossref","is-referenced-by-count":52,"title":["A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Switched-Loop Filter PLL Using a Fast Phase-Error Correction Technique"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0654-9363","authenticated-orcid":false,"given":"Yongsun","family":"Lee","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Taeho","family":"Seong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1785-2376","authenticated-orcid":false,"given":"Seyeon","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3055-8684","authenticated-orcid":false,"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2423793"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2537823"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.876206"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843591"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2296195"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2370191"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231356"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A low-jitter and fractional-Resolution injection-locked clock multiplier using a DLL-based real-time PVT calibrator with replica-delay cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref13","first-page":"40","article-title":"A $4.2~\\mu $ s-settling-time 3rd-order 2.1 GHz phase-noise-rejection PLL using a cascaded time-amplified clock-skew sub-sampling DLL","author":"huang","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417973"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418040"},{"key":"ref16","first-page":"238c","article-title":"A PVT-robust ?59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop","author":"lee","year":"2016","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"},{"key":"ref18","first-page":"152","article-title":"A 2.5-to-5.75 GHz 5 mW 0.3 psrms-jitter cascaded ring-based digital injection-locked clock multiplier in 65 nm CMOS","author":"coombs","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref19","first-page":"494","article-title":"A 2.5 GHz injection-locked ADPLL with 197 fsRMS integrated jitter and ?65 dBc reference spur using time-division dual calibration","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref28","author":"razavi","year":"2011","journal-title":"RF Microelectronics"},{"key":"ref4","first-page":"336","article-title":"An all-digital clock generator using a fractionally injection-locked oscillator in 65 nm CMOS","author":"park","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2015816"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320927"},{"key":"ref6","first-page":"248","article-title":"A 0.022 mm2 970 $\\mu$ W dual-loop injection-locked PLL with ?243 dB FOM using synthesizable all-digital PVT calibration circuits","author":"deng","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008476"},{"key":"ref5","first-page":"189","article-title":"An inductorless injection-locked PLL with 1\/2- and 1\/4-integral subharmonic locking in 90 nm CMOS","author":"lee","year":"2012","journal-title":"IEEE Radio Frequency Integrated Circuits (RFIC) Symp Dig"},{"key":"ref8","first-page":"266","article-title":"A 0.0066 mm2 780 $\\mu$ W fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2348311"},{"key":"ref1","first-page":"447","article-title":"A multiple-crystal interface PLL with VCO realignment to reduce phase noise","author":"ye","year":"2002","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","first-page":"1","article-title":"A 2.4 GHz 4 mW inductorless RF synthesizer","author":"kong","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"626","DOI":"10.1109\/JSSC.2015.2511157","article-title":"A 2.4 GHz 4 mW integer-N inductorless RF synthesizer","volume":"51","author":"kong","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref21","first-page":"330","article-title":"A 0.17-to-3.5 mW 0.15-to-5 GHz SoC PLL with 15 dB built-in supply noise rejection and self-bandwidth control in 14 nm CMOS","author":"shen","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref24","first-page":"330","article-title":"A 2.4 GHz RF fractional-N synthesizer with 0.25 fREF BW","author":"kong","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573549"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2686838"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8325040\/08113684.pdf?arnumber=8113684","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:13Z","timestamp":1642004593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8113684\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":34,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2768411","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}