{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:35:37Z","timestamp":1781886937342,"version":"3.54.5"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2018,5,1]],"date-time":"2018-05-01T00:00:00Z","timestamp":1525132800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"publisher","award":["OR 245\/8-1"],"award-info":[{"award-number":["OR 245\/8-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,5]]},"DOI":"10.1109\/jssc.2017.2776299","type":"journal-article","created":{"date-parts":[[2017,12,14]],"date-time":"2017-12-14T19:24:21Z","timestamp":1513279461000},"page":"1493-1507","source":"Crossref","is-referenced-by-count":20,"title":["A Nyquist Rate SAR ADC Employing Incremental Sigma Delta DAC Achieving Peak SFDR = 107 dB at 80 kS\/s"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5837-3393","authenticated-orcid":false,"given":"Ahmad","family":"AlMarashli","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jens","family":"Anders","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2125-7812","authenticated-orcid":false,"given":"Joachim","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3547-1596","authenticated-orcid":false,"given":"Maurits","family":"Ortmanns","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164303"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571907"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/82.718590"},{"key":"ref30","first-page":"168","article-title":"An 18 b 10 \n$\\mu {\\mathrm {s}}$\n self-calibrating ADC","author":"miller","year":"1990","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref37","year":"2016","journal-title":"20-Bit 1Msps Low Power SAR ADC With 0 5 ppm INL"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2017.8094554"},{"key":"ref35","year":"2014","journal-title":"18-Bit 1 5 LSB INL 400 kSPS PulSAR Differential ADC in MSOP\/LFCSP"},{"key":"ref34","author":"murmann","year":"2017","journal-title":"ADC Performance Survey 1997-2017"},{"key":"ref10","first-page":"22","article-title":"A 97.99 dB SNDR, 2 kHz BW, \n$37.1~\\mu $\nW noise-shaping SAR ADC with dynamic element matching and modulation dither effect","author":"obata","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2278737"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2641466"},{"key":"ref13","first-page":"476","article-title":"A 78.5 dB-SNDR radiation- and metastability-tolerant two-step split SAR ADC operating up to 75 MS\/s with 24.9 mW power consumption in 65 nm CMOS","author":"xu","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858371"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075310"},{"key":"ref16","first-page":"280","article-title":"An 18-bit 2 MS\/s pipelined SAR ADC utilizing a sampling distortion cancellation circuit with ?107dB THD at 100 kHz","author":"hummerston","year":"2017","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref17","first-page":"240","article-title":"A 107 dB SFDR, 80 kS\/s Nyquist-rate SAR ADC using a hybrid capacitive and incremental \n$\\Sigma \\Delta $\n DAC","author":"almarashli","year":"2017","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-016-0788-z"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527424"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757396"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942109"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2487270"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642205"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2609849"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2631299"},{"key":"ref8","first-page":"248","article-title":"A 14b 40 MS\/s redundant SAR ADC with 480 MHz clock in 0.13 pm CMOS","author":"hesener","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2463110"},{"key":"ref2","first-page":"196","article-title":"A 0.85 fJ\/conversion-step 10b 200 kS\/s subranging SAR ADC in 40nm CMOS","author":"tai","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2592623"},{"key":"ref1","first-page":"160","article-title":"A 0.44 fJ\/conversion-step 11b 600KS\/s SAR ADC with semi-resting DAC","author":"hsieh","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref20","first-page":"109","article-title":"A 12b 50 MS\/s 2.1 mW SAR ADC with redundancy and digital background calibration","author":"chang","year":"2013","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2452372"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2317139"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2587721"},{"key":"ref23","first-page":"172","article-title":"Design study on a SAR ADC using an incremental \n$\\Sigma \\Delta $\n-DAC","author":"almarashli","year":"2015","journal-title":"Proc Ph D Rese Microelectron Electron Conf (PRIME)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2417803"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8345343\/08207772.pdf?arnumber=8207772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T04:52:06Z","timestamp":1643172726000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8207772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5]]},"references-count":37,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2776299","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,5]]}}}