{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T07:34:56Z","timestamp":1775028896872,"version":"3.50.1"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/jssc.2017.2776307","type":"journal-article","created":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T19:18:55Z","timestamp":1516735135000},"page":"750-761","source":"Crossref","is-referenced-by-count":17,"title":["On-Chip Jitter Measurement Using Jitter Injection in a 28 Gb\/s PI-Based CDR"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8670-7781","authenticated-orcid":false,"given":"Joshua","family":"Liang","sequence":"first","affiliation":[]},{"given":"Ali","family":"Sheikholeslami","sequence":"additional","affiliation":[]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[]},{"given":"Hisakatsu","family":"Yamaguchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884402"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585992"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681808"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598340"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001876"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856576"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006227"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2352299"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2378280"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220502"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021913"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2465843"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"821","DOI":"10.1109\/JSSC.2016.2519391","article-title":"A bang bang phase-locked loop using automatic loop gain control and loop latency reduction techniques","volume":"51","author":"kuan","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494094"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2475122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993598"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2211655"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2003.819124"},{"key":"ref20","first-page":"122","article-title":"A 28 Gb\/s digital CDR with adaptive loop gain for optimum jitter tolerance","author":"liang","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref22","article-title":"DPLL based clock and data recovery","author":"stonick","year":"2011","journal-title":"Proc IEEE ISSCC Tuts"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259031"},{"key":"ref24","author":"leon-garcia","year":"2008","journal-title":"Probability Statistics and Random Processes for Electrical Engineering"},{"key":"ref23","first-page":"52","article-title":"A 12-Gb\/s transceiver in 32-nm bulk CMOS","author":"joshi","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8295182\/08267502.pdf?arnumber=8267502","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:00Z","timestamp":1642004580000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8267502\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":25,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2776307","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}