{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,9]],"date-time":"2026-04-09T00:56:36Z","timestamp":1775696196523,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/jssc.2017.2776309","type":"journal-article","created":{"date-parts":[[2017,12,11]],"date-time":"2017-12-11T19:25:17Z","timestamp":1513020317000},"page":"1006-1015","source":"Crossref","is-referenced-by-count":91,"title":["A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V $V_{\\mathrm {DDmin}}$"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1380-269X","authenticated-orcid":false,"given":"Qing","family":"Dong","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8477-4745","authenticated-orcid":false,"given":"Supreet","family":"Jeloka","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0237-4690","authenticated-orcid":false,"given":"Mehdi","family":"Saligane","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9114-3696","authenticated-orcid":false,"given":"Yejoong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Masaru","family":"Kawaminami","sequence":"additional","affiliation":[]},{"given":"Akihiko","family":"Harada","sequence":"additional","affiliation":[]},{"given":"Satoru","family":"Miyoshi","sequence":"additional","affiliation":[]},{"given":"Makoto","family":"Yasuda","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"350","article-title":"A 512 kb 8T SRAM macro operating down to 0.57 V with an AC-coupled sense amplifier and embedded data-retention-voltage sensor in 45 nm SOI CMOS","author":"qazi","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","first-page":"126","article-title":"Dual-VCC 8T-bitcell SRAM array in 22 nm tri-gate CMOS for energy-efficient operation across wide dynamic voltage range","author":"kulkarni","year":"2013","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008501"},{"key":"ref13","first-page":"160","article-title":"A 0.3 V VDDmin 4+2T SRAM for searching and in-memory computing using 55 nm DDC technology","author":"dong","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref14","first-page":"749","article-title":"Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications","author":"fujita","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479042"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658514"},{"key":"ref17","first-page":"45","article-title":"A 55 nm ultra low leakage deeply depleted channel technology optimized for energy minimization in subthreshold SRAM and logic","author":"patel","year":"2016","journal-title":"Proc IEEE Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2661838"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2540799"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2016.2545402"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220671"},{"key":"ref3","first-page":"10","article-title":"Computing’s energy problem","author":"horowitz","year":"2014","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm configurable memory (TCAM\/BCAM\/SRAM) using push-rule 6T bit cell enabling logic-in-memory","volume":"51","author":"jeloka","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref9","first-page":"308","article-title":"5.6 Mb\/mm2 1R1W 8T SRAM arrays operating down to 560 mV utilizing small-signal sensing with charge-shared bitline and asymmetric sense amplifier in 14 nm FinFET CMOS technology","author":"keane","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2011.6044920"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649109"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2012.6343368"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2347707"},{"key":"ref26","first-page":"73","article-title":"A 0.2 V 16 Kb 9T SRAM with bitline leakage equalization and CAM-assisted write performance boosting for improving energy efficiency","author":"wang","year":"2012","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (ASSCC)"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055398"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8325040\/08172037.pdf?arnumber=8172037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:12Z","timestamp":1642004592000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8172037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":28,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2776309","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}