{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:30:31Z","timestamp":1780050631057,"version":"3.53.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/jssc.2017.2776313","type":"journal-article","created":{"date-parts":[[2017,12,8]],"date-time":"2017-12-08T20:45:41Z","timestamp":1512765941000},"page":"50-65","source":"Crossref","is-referenced-by-count":19,"title":["A Noise Reconfigurable All-Digital Phase-Locked Loop Using a Switched Capacitor-Based Frequency-Locked Loop and a Noise Detector"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4651-0677","authenticated-orcid":false,"given":"Taekwang","family":"Jang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2613-1810","authenticated-orcid":false,"given":"Seokhyeon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0395-8076","authenticated-orcid":false,"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8119-094X","authenticated-orcid":false,"given":"Kyojin David","family":"Choo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","first-page":"242","article-title":"A 1.5GHz 890 $\\mu$ mW digital MDLL with 400fsrms integrated jitter, ?55.6 dBc reference spur and 20fs\/mV supply-noise sensitivity using 1b TDC","author":"elshazly","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617417"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831600"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2032470"},{"key":"ref31","first-page":"256","article-title":"A 2.5GHz 2.2mW\/25 $\\mu$ mW on\/off-state power 2psrms-long-term-jitter digital clock multiplier with 3-reference-cycles power-on time","author":"anand","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2298455"},{"key":"ref37","first-page":"140c","article-title":"A 0.4–1.6GHz spur-free bang-bang digital PLL in 65 nm with a D-flip-flop based frequency subtractor circuit","author":"kim","year":"2015","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757430"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418042"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206683"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840089"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.883197"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2083110"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231353"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005704"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418040"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el:20082243"},{"key":"ref18","first-page":"1","article-title":"An N-path filter enhanced low phase noise ring VCO","author":"zhai","year":"2014","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.843591"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746233"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074950"},{"key":"ref27","first-page":"330","article-title":"19.4 A 0.17-to-3.5mW 0.15-to-5GHz SoC 808 PLL with 15 dB built-in supply noise rejection and self-bandwidth control in 14 nm CMOS","author":"shen","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977324"},{"key":"ref6","first-page":"254","article-title":"A 0.026mm2 5.3mW 32-to-2000MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter","author":"jang","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063029"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1109\/JSSC.2015.2494365","article-title":"A 2 GHz synthesized fractional-N ADPLL with dual-referenced interpolating TDC","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2104270"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560342"},{"key":"ref9","first-page":"344","article-title":"A 3GHz fractional-N all-digital PLL with precise time-to-digital converter calibration and mismatch correction","author":"weltin-wu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"246","article-title":"A TDC-less ADPLL with 200-to-3200MHz range and 3mW power dissipation for mobile SoC clocking in 22nm CMOS","author":"august","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052757"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417927"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325940"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746362"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2586178"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870304"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1342"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8241022\/08171209.pdf?arnumber=8171209","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:18Z","timestamp":1642004718000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8171209\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2776313","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}