{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:25:54Z","timestamp":1761395154669,"version":"3.37.3"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/jssc.2017.2777099","type":"journal-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T19:09:36Z","timestamp":1514833776000},"page":"772-788","source":"Crossref","is-referenced-by-count":19,"title":["Channel-Adaptive ADC and TDC for 28 Gb\/s PAM-4 Digital Receiver"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6159-9067","authenticated-orcid":false,"family":"Aurangozeb","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3765-9672","authenticated-orcid":false,"given":"AKM Delwar","family":"Hossain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maruf","family":"Mohammad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masum","family":"Hossain","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364271"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2221220"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313850"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/4.173109"},{"key":"ref30","first-page":"5","article-title":"Clock jitter analyzed in the time domain, part 1","volume":"3q","author":"neu","year":"2010","journal-title":"Analog Appl J"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2161368"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903076"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2026683"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-45309-0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185356"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2705913"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279023"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279419"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2358568"},{"key":"ref14","first-page":"1","article-title":"A 28 Gb\/s multi-standard serial-link transceiver for backplane applications in 28 nm CMOS","author":"zhang","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417904"},{"key":"ref16","first-page":"1","article-title":"A 10 Gb\/s hybrid ADC-based receiver with embedded 3-tap analog FFE and dynamically-enabled digital equalization in 65 nm CMOS","author":"shafik","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993639"},{"journal-title":"Optical Internetworking Forum","year":"2015","author":"tracy","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052451"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6188616"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185342"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716585"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/49.87640"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref29","first-page":"268","article-title":"A 7.5-GS\/s 3.8-ENOB 52-mW flash ADC with clock duty cycle control in 65 nm CMOS","author":"chung","year":"2009","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"881","DOI":"10.1109\/JSSC.2016.2520395","article-title":"A 3.8 mW\/Gbps quad-channel 8.5-13 Gbps serial link with a 5 tap DFE and a 4 tap transmit FFE in 28 nm CMOS","volume":"51","author":"kocaman","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref8","first-page":"1","article-title":"A 56 Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16 nm FinFET","author":"frans","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870898"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref9","first-page":"436","article-title":"A 5 Gb\/s adaptive DFE for 2x blind ADC-based CDR in 65 nm CMOS","author":"abiri","year":"2011","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref1","first-page":"585","article-title":"A 6.25 Gb\/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications","volume":"1","author":"payne","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2387191"},{"key":"ref22","first-page":"552","article-title":"A split-load interpolation-amplifier-array 300 MS\/s 8b subranging ADC in 90 nm CMOS","author":"shimizu","year":"2008","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.910471"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108125"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2028915"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLDI-DAT.2013.6533840"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8295182\/08244252.pdf?arnumber=8244252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:00Z","timestamp":1642004580000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8244252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2777099","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}