{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:33:42Z","timestamp":1772206422699,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100011273","name":"European Union\u2019s Seventh Framework Program through the ADDAPT Project","doi-asserted-by":"publisher","award":["FP7\/2007-2013"],"award-info":[{"award-number":["FP7\/2007-2013"]}],"id":[{"id":"10.13039\/100011273","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011273","name":"European Union\u2019s Seventh Framework Program through the ADDAPT Project","doi-asserted-by":"publisher","award":["619197"],"award-info":[{"award-number":["619197"]}],"id":[{"id":"10.13039\/100011273","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/jssc.2017.2778286","type":"journal-article","created":{"date-parts":[[2018,2,7]],"date-time":"2018-02-07T19:18:40Z","timestamp":1518031120000},"page":"1227-1237","source":"Crossref","is-referenced-by-count":18,"title":["A 60-Gb\/s 1.9-pJ\/bit NRZ Optical Receiver With Low-Latency Digital CDR in 14-nm CMOS FinFET"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1110-3956","authenticated-orcid":false,"given":"Ilter","family":"Ozkaya","sequence":"first","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2712-6653","authenticated-orcid":false,"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Brandli","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2048-0841","authenticated-orcid":false,"given":"Daniel M.","family":"Kuchta","sequence":"additional","affiliation":[]},{"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[]},{"given":"Christian W.","family":"Baks","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2507-1353","authenticated-orcid":false,"given":"Jonathan E.","family":"Proesel","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2785-1492","authenticated-orcid":false,"given":"Benjamin G.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Fuad E.","family":"Doany","sequence":"additional","affiliation":[]},{"given":"Mounir","family":"Meghelli","sequence":"additional","affiliation":[]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859017"},{"key":"ref11","first-page":"89","article-title":"Four-stage ring oscillator for quadrature signal generation","author":"kusaga","year":"2008","journal-title":"Proc Int Conf Signals Electron Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.931647"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2014.M3G.5"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2014.2385671"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/piee.1963.0050"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842935"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2196313"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2014.6858400"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2734913"},{"key":"ref1","first-page":"482","article-title":"29.1 A 64 Gb\/s 1.4 pJ\/b NRZ optical-receiver data-path in 14 nm CMOS FinFET","author":"cevrero","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2344008"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8325040\/08283821.pdf?arnumber=8283821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:13Z","timestamp":1642004593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8283821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":14,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2778286","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}