{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:41:51Z","timestamp":1753602111635,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000185","name":"DARPA RF-FPGA in collaboration with Nokia and Boeing","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1109\/jssc.2017.2782084","type":"journal-article","created":{"date-parts":[[2018,1,11]],"date-time":"2018-01-11T19:57:35Z","timestamp":1515700655000},"page":"1127-1138","source":"Crossref","is-referenced-by-count":14,"title":["A 65-nm CMOS $I\/Q$ RF Power DAC With 24- to 42-dB Third-Harmonic Cancellation and Up to 18-dB Mixed-Signal Filtering"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3723-1959","authenticated-orcid":false,"given":"Bonjern","family":"Yang","sequence":"first","affiliation":[]},{"given":"Eric Y.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Ali M.","family":"Niknejad","sequence":"additional","affiliation":[]},{"given":"Borivoje","family":"Nikolic","sequence":"additional","affiliation":[]},{"given":"Elad","family":"Alon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"214","article-title":"A 40 nm CMOS single-ended switch-capacitor harmonic-rejection power amplifier for ZigBee applications","author":"huang","year":"2016","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp (RFIC)"},{"key":"ref11","first-page":"222","article-title":"All-digital RF transmitter in 28 nm CMOS with programmable RX-band noise shaping","author":"roverato","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2163469"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"journal-title":"PyCell Studio","year":"2012","key":"ref14"},{"key":"ref15","first-page":"239","article-title":"A 2.4 GHz class-D power amplifier with conduction angle calibration for ?50 dBc harmonic emissions","author":"ba","year":"2014","journal-title":"Proc IEEE Radio Freq Integr Circuits Symp"},{"key":"ref16","first-page":"304c","article-title":"A 43%-efficiency 20 dBm sub-GHz transmitter employing rise-edge-synchronized harmonic cancellation with 33.3%duty cycle","author":"mizokami","year":"2017","journal-title":"Proc IEEE Symp VLSI Circuits (VLSI)"},{"key":"ref17","first-page":"302c","article-title":"A 65 nm CMOS I\/Q RF power DAC with 24–42 dB \n$3^{rd}$\n harmonic cancellation and up to 18 dB mixed-signal filtering","author":"yang","year":"2017","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref4","first-page":"218","article-title":"A digital multimode polar transmitter supporting 40 MHz LTE carrier aggregation in 28 nm CMOS","author":"fulde","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","first-page":"345","article-title":"A frequency-reconfigurable multi-standard 65 nm CMOS digital transmitter with LTCC interposers","author":"kuo","year":"2014","journal-title":"Proc IEEE Asian Solid-State Circuits Conf (A-SSCC)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851755"},{"key":"ref5","first-page":"234","article-title":"A >1W 2.2GHz switched-capacitor digital power amplifier with wideband mixed-domain multi-tap FIR filtering of OOB noise floor","author":"bhat","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2700360"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2496956"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2309811"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185555"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2655058"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8325040\/08254342.pdf?arnumber=8254342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:12Z","timestamp":1642004592000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8254342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4]]},"references-count":17,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2782084","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"type":"print","value":"0018-9200"},{"type":"electronic","value":"1558-173X"}],"subject":[],"published":{"date-parts":[[2018,4]]}}}