{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:25:09Z","timestamp":1772645109916,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,3,1]],"date-time":"2018-03-01T00:00:00Z","timestamp":1519862400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/jssc.2017.2784760","type":"journal-article","created":{"date-parts":[[2018,1,9]],"date-time":"2018-01-09T22:11:06Z","timestamp":1515535866000},"page":"949-960","source":"Crossref","is-referenced-by-count":11,"title":["80-kb Logic Embedded High-K Charge Trap Transistor-Based Multi-Time-Programmable Memory With No Added Process Complexity"],"prefix":"10.1109","volume":"53","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7395-8285","authenticated-orcid":false,"given":"Balaji","family":"Jayaraman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Derek","family":"Leu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Janakiraman","family":"Viraraghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alberto","family":"Cestero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Golz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh Reddy","family":"Tummuru","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Raghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dan","family":"Moy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thejas","family":"Kempanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faraz","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3507-0274","authenticated-orcid":false,"given":"Toshiaki","family":"Kirihata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subramanian S.","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2204952"},{"key":"ref11","first-page":"464","article-title":"A 1.6 GB\/s DDR2 128 Mb chain FeRAM with scalable octal bitline and sensing schemes","author":"shiga","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref12","first-page":"216","article-title":"Time-differential sense amplifier for sub-80 mV bitline voltage embedded STT-MRAM in 40 nm CMOS","author":"jefremow","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref13","first-page":"108t","article-title":"Low-power embedded ReRAM technology for IoT applications","author":"ueki","year":"2015","journal-title":"IEEE Symp VLSI Tech Dig Tech Papers"},{"key":"ref14","first-page":"677","article-title":"Embedded flash on 90 nm logic technology & beyond for FPGAs","author":"kojima","year":"2007","journal-title":"IEDM Tech Dig"},{"key":"ref15","first-page":"200","article-title":"A 10 nm 32 Kb low-voltage logic-compatible anti-fuse one-time-programmable memory with anti-tampering sensing scheme","author":"chou","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062961"},{"key":"ref17","author":"noda","year":"2008","journal-title":"Using hot carrier injection for embedded non-volatile memory"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112816"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405850"},{"key":"ref3","first-page":"50","article-title":"POWER9: A processor family optimized for cognitive computing with 25 Gb\/s accelerator links and 16 Gb\/s PCIe Gen4","author":"fluhr","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref6","first-page":"196","article-title":"A 512 Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology","author":"yamashita","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref5","first-page":"1","article-title":"80 Kb 10 ns read cycle logic embedded high-k charge trap multi-time-programmable memory scalable to 14 nm FIN with no added process complexity","author":"viraraghavan","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055356"},{"key":"ref7","first-page":"202","article-title":"A 512 Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory","author":"kim","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/JSSC.2015.2456873","article-title":"A 14 nm 1.1 Mb embedded DRAM macro with 1 ns access","volume":"51","author":"fredeman","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9216-8_10"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658450"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2633490"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706863"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2504952"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/4\/8295182\/08252917.pdf?arnumber=8252917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:23:00Z","timestamp":1642004580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8252917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":22,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2017.2784760","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,3]]}}}